





© 2001 by X Engineering Software Systems Corp., Apex, North Carolina 27502

All rights reserved. No part of this text may be reproduced, in any form or by any means, without permission in writing from the publisher.

The author and publisher of this text have used their best efforts in preparing this text. These efforts include the development, research, and testing of the theories and programs to determine their effectiveness. The author and publisher make no warranty of any kind, expressed or implied, with regard to these programs or the documentation contained in this text. The author and publisher shall not be liable in any event for incidental or consequential damages in connection with, or arising out of, the furnishing, performance, or use of these programs.

XESS, XS40, and XS95 are trademarks of X Engineering Software Systems Corp. XILINX, Foundation, XC4000, and XC9500 are trademarks of XILINX Corporation. Other product and company names mentioned are trademarks or trade names of their respective companies.

The software described in this text is furnished under a license agreement. The software may be used or copied under terms of the license agreement.

4

State Machine Design

In this chapter you will learn how to:

- Create a finite state machine with the Foundation State Editor;
- Encapsulate the finite state machine in a macro;
- Update a macro when you retarget a project to another device family;
- Interface to a PS/2 keyboard.

Finite State Machines

A simple finite state machine (FSM) uses one or more flip-flops to store its internal state. The pattern of ones and zeroes on the flip-flop outputs are the current state. In a synchronous FSM, the current state is replaced with the next state on the rising edge of a clock signal. The next state is computed by a combinational logic circuit that accepts the current state and possibly some external signals as inputs. So a synchronous FSM is composed basically of a set of flip-flops fed by a combinatorial circuit that accepts feedback from the flip-flops on every clock cycle.

In this chapter we will build an FSM that acts like a combination lock. The requirements for this digital combination lock are:

- 1. The user enters a combination as a sequence of *n* key presses on a keyboard.
- 2. The combination lock stores a particular combination as a sequence of *n* key presses.
- 3. The combination lock will open if the user enters an *n*-key sequence that matches the combination. Otherwise, the lock stays locked.
- 4. The user must enter an entire *n*-key sequence before the lock either accepts or rejects the sequence.
- 5. Once the combination lock is unlocked, the user can relock it or enter a new combinations as a sequence of key presses.

6. The lock will require the user to verify any new combination that is entered before it replaces the previous combination.

A hierarchical view of the combination lock and its lower-level modules is shown in Figure 7. The combination lock consists of:

- **Keyboard interface**: This module accepts a serial data stream and clock signal from a standard PS/2 PC keyboard and converts it into a parallel scancode with an associated ready signal that indicates the presence of the scancode.
- Lock&key mechanism: This module accepts scancodes from the keyboard interface and determines whether or not the correct combination has been entered and manages the entry of new combinations.

The combination lock accepts the keyboard serial data and clock as inputs along with a main clock that synchronizes the operations of both modules. There is also a reset input to initialize the entire FSM upon startup. The combination lock visually indicates its current status on a seven-segment LED.



Figure 10: Design hierarchy for a combination lock.

Building the Combination Lock Project

Starting the Project

We will begin the design of the combination lock by creating a schematic-based project for the XC4005XL FPGA as shown below. We will describe the lower-level keyboard interface and the lock&key modules using the HDL Editor and State Editor, respectively, and then tie these modules together with a top-level schematic.

New Proje	ect		×
Name:	dsgn4_1		ок 殿
Directory:	C:\PRAG211		Cancel <u>B</u> rowse
Туре:	F2.1i	•	<u>H</u> elp
Flow:	Schematic	⊖ HD <u>L</u>	
XC4000X	L _ 4005XLPC8	4 🔹	3 •

Creating the Keyboard Interface Module

After the Project Manager window appears, we can start the HDL Editor and begin designing the keyboard interface.

🐌 dsgn4_1 - 4005XLPC84-	-3 - Project Manager	<u> – – ×</u>
<u>File D</u> ocument <u>V</u> iew <u>P</u> rojec	ct <u>I</u> mplementation <u>T</u> ools <u>H</u> elp	
Files Versions	low \ Contents \ Reports \ Synthesis \	
	dsgn4_1 (4005XLPC84-3)	<u> </u>
🔁 xc4000x		
		<u>-</u>
Pcm : Creating project: c:	\prag21i\dsgn4_1	_
Pcm : Xilinx server initializ	zation	
Pcm : Xilinx version: 1, 0, Booding Viliny proj	U, 1 inst	
Prom Content of Programmer P	roject cúprad21i)dsdp4_1	
Pcm : Design Type Schei	matic	
Pcm : Reading Xilinx proj	ject	-
Console	<u> </u>	Þ
Ready		

A PS/2 keyboard connects to an XS40 or XS95 Board through two signals:

psData: This signal carries the serial data stream as each key is pressed and released. Each key is assigned an eight-bit scancode that is transmitted leastsignificant bit to most-significant bit with a preceding start bit and a terminating parity bit and stop bit.

psClk: The falling edge of this signal indicates when the psData signal is valid.

The keyboard interface will accept the serial data stream and will output the eight-bit scancode in parallel along with an **rdy** pulse that indicates a valid scancode is available. The **rdy** pulse will be generated when the **psClk** signal goes high and stays there. The timing of the **psData**, **psClk**, and **rdy** signals is shown in Figure 11.



Figure 11: PS/2 keyboard waveforms.

A single scancode is transmitted when a key is pressed. But two scancodes are transmitted when the key is released: an initial scancode of 11110000 to indicate the key release, and then the scancode for the key is sent again. The keyboard interface will be designed such that the **rdy** signal pulses only after the key has been released.

The VHDL code for the keyboard interface is shown in Listing 2. The functions of the code for the **scancodeReg** module are as follows:

- Lines 7–12: The module receives the **psData** and **psClk** inputs from the keyboard and outputs the eight-bit scancode and the **rdy** signals that were described above. A master clock is also provided which synchronizes the operations of this module with the lock&key module. A reset signal initializes the module when it first powers up.
- Line 17: This line declares a 10-bit shift-register that holds the scancode value as it arrives from the keyboard. The start bit, eight scancode bits, parity bit, and stop bit will enter the most-significant bit of the sc_r register and shift towards the least-significant bit. By the end of a scancode transmission the start bit will have shifted completely out of the register and be lost while the scancode will end up in the lower eight bits of sc_r. The stop and parity bits will be in the uppermost two bits.
- Lines 18–22: These lines define a counter that is used to determine when the **psClk** signal is no longer pulsing. The timeout value (line 20) is determined by dividing the main clock frequency (line 18) by the frequency of the **psClk** (line 19). If the main clock is 50 MHz and the keyboard clock is 10 KHz, then the timeout value is 5000 which means it will take 5000 pulses of the main clock to determine if the **psClk** signal is static. The subtype for a timeout counter is defined on line 21 as a natural number that can take on any value from zero up to the timeout value. Then the timeout counter register is declared on line 22. By defining the counter register in this way, we can change the frequency of the main clock or the keyboard clock and the timeout counter will be automatically resized by the synthesizer with exactly the number of bits needed to store the timeout value.
- Lines 30–40: This process parallelizes the serial keyboard data. If the reset input is active, the scancode shift register is cleared to all zeroes. Otherwise, on falling edges of the keyboard clock the value on the keyboard data signal is placed into the most-significant bit of the shift register and the upper nine bits of the register are shifted one bit position downward. By the end of a scancode transmission the start bit will have shifted completely out of the

register and be lost while the scancode will end up in the lower eight bits of **sc_r**. The stop and parity bits will be in the uppermost two bits.

- Line 43: The eight lower bits of the **sc_r** register are output as the scancode output of the module.
- Lines 47–68: This process detects when the **psClk** signal has stopped pulsing and indicates that a scancode is available. The timeout counter and scancode ready flag are cleared when the module is reset. Then the counter is incremented as long as the **psClk** is at logic 1 and the counter has not reached its timeout value yet. The counter is reset to zero if **psClk** is ever low because that indicates the keyboard clock is still pulsing so the scancode cannot be complete. But if the counter ever reaches the value **timeout**-1, then the scancode ready flag is pulsed high for a single clock cycle.
- Lines 72–88: This process checks the scRdy_r flag and looks for the scancode that matches the keyRelease scancode defined on line 26 (11110000). After seeing the key release scancode, this process looks for the next following scancode. Then it sets the flag that indicates the scancode is ready for output.

Line 90: The ready flag from the previous process is output from the module.

```
1
     library IEEE;
 2
     use IEEE.std logic 1164.all;
 3
     use IEEE.numeric std.all;
 4
 5
     entity scancodeReg is
 6
     port(
 7
       clk:
                  in std logic;
                                                          -- main clock
 8
       rst:
                in std logic;
                                                          -- reset
      psClk: in std_logic;
psData: in std_logic;
 9
                                                         -- keyboard clock
10
                                                          -- keyboard data
       scancode: out std logic vector(7 downto 0); -- key scancode
11
12
       rdy: out std logic
                                                          -- scancode ready pulse
13
     );
14
     end entity;
15
16
    architecture arch of scancodeReg is
17
     signal sc r: std logic vector(9 downto 0); -- scancode shift register
18
                            natural := 50 000; -- main clock frequency (KHz)
     constant clkFreq:
19
     constant psClkFreq: natural := 10; -- keyboard clock frequency (KHz)
20
     constant timeout: natural := clkFreq / psClkFreq; -- psClk quiet timeout
21
     subtype counter is natural range 0 to timeout;
22
    signal cnt_r: counter; -- timeout counter
    signal scRdy_r: std_logic; -- scan code is ready flag
signal rdy_r: std_logic; -- output scan code is ready flag
signal keyrel_r: std_logic; -- key has been released flag
23
24
25
26
     constant keyRelease: std logic vector(7 downto 0) := "11110000";
27
    begin
28
29
       -- this process places the keyboard scancode into the shift register
                   © 2001 by XESS Corp.
```

```
Listing 2: VHDL code for the keyboard interface.
```

```
30
      process(psClk,rst)
31
      begin
32
         -- async. reset of scancode ready flag
33
         if rst = '1' then
34
           sc r <= (others=>'0');
35
         -- accept keyboard data on falling edge of keyboard clock
36
         elsif psClk'event and psClk='0' then
37
           -- key data arrives LSB first so right-shift it into MSB of register
38
           sc r <= psData & sc r(9 downto 1);</pre>
39
         end if;
40
       end process;
41
42
       -- key scancode is in the lower 8-bits of the shift register
43
       scancode <= sc r(scancode'range); -- output scancode</pre>
44
45
       -- this process detects the end of the scancode by looking
46
       -- for the absence of keyboard clock pulses
47
      process(clk,rst)
48
      beqin
49
         if rst = '1' then
50
           cnt r <= 0;
                           -- clear the timeout counter
           scRdy r <= '0'; -- clear the scancode ready flag
51
52
         elsif clk'event and clk = '1' then
53
           scRdy_r <= '0'; -- by default, no key scancode is ready for output
54
           if psClk = '0' then
55
             -- reset the timeout register whenever the keyboard clock pulses low
56
             cnt r <= 0;
57
           elsif cnt r /= timeout then
58
             -- increment the timeout counter if the keyvoard clock is high
59
             -- and the counter hasn't reached the timeout value yet
60
             cnt r <= cnt r + 1;
61
             if cnt r = timeout-1 then
62
               -- signal that a key scancode is ready when the counter is
63
               -- equal to one less than the timeout value
64
               scRdy r <= '1'; -- rdy signal pulses for a single clock period
65
             end if;
66
           end if;
67
         end if;
68
      end process;
69
70
       -- this process detects when the keyboard key is released and
71
       -- signals when the scancode for the released key is ready
72
      process(clk)
73
      beqin
74
         if clk'event and clk = '1' then
75
           rdy r <= '0'; -- by default, no key scancode is ready for output
76
           if scRdy r = '1' then
77
             -- check the scancode register when a code is ready
78
             if sc r(7 \text{ downto } 0) = \text{keyRelease then}
79
               -- set flag if the keyRelease prefix is detected
80
               keyrel r <= '1';</pre>
81
             elsif keyrel r = '1' then
82
               -- end up here on next scancode received after key release prefix
```

```
83
              rdy r <= '1'; -- released key scancode is in the scancode register
              keyrel_r <= '0'; -- reset the key release flag
84
85
            end if;
86
          end if;
87
        end if;
88
      end process;
89
90
      rdy <= rdy r; -- signal that a key scancode is ready
91
92
    end architecture;
```

Once the VHDL code from Listing 3 is entered in the **HDL Editor** window, save the code in the scancodereg.vhd file.

Save As					? ×
Save jn: 🔂	dsgn4_1	- 🗈	<u></u>	e *	
xproj					
File <u>n</u> ame:	scancodereg.vhd		_		Save
Caus as hupe:					Cancel
save as type:	VHUL Files (".vnd;".vni;".vnoj		<u> </u>		Januer

Then encapsulate the keyboard interface into a macro using the Project→Create Macro command.

🔲 sca	ancodereg.vhd - HDL Editor	×
<u>F</u> ile <u>I</u>	Edit <u>S</u> earch <u>V</u> iew Synthesis <u>Project</u> <u>I</u> ools <u>H</u> elp	
	🗲 🖬 🚳 🕺 🖻 💼 🔤 Add To Project 💽 📃 🛃 📥 Ϸ 🔍 🤶	
1	library IEEE; <u>Create Macro</u>	-
2	use IEEE.std_logicPdate Macro V	
3	use IEEE.numeric_std.all;	
4		
5	entity scancodeReg is	
6	port(
7	clk: in std_logic; main clock	
8	rst: in std_logic; reset	
9	<pre>psClk: in std_logic; keyboard clock</pre>	
10	psData: in std_logic; keyboard data	
11	<pre>scancode: out std_logic_vector(7 downto 0); key sc;</pre>	
12	rdy: out std_logic scancode ready pulse	
13);	
14	end entity;	
15		
16	architecture arch of scancodeReg is	
17	<pre>signal sc_r: std_logic_vector(9 downto 0); sc;</pre>	
18	<pre>constant clkFreq: natural := 50_000; main clock f:</pre>	
19	constant psClkFreq: natural := 10; keyboard clo	
20	<pre>constant timeout: natural := clkFreq / psClkFreq; j</pre>	-
╘	<u> </u>	
Create:	s library macro Ln 1, Col 1 VHDL NUM	

The progress as the VHDL synthesizer processes the VHDL will be displayed in the **DPMCOMP** window.

💑 DPMCOMP		×							
Initialize	Initialize DPM								
Checking license									
License che	ck OK.								
Source: Family: Device:	C:\Prag21i\dsgn4_1\scancodereg.vhd. XC4000XL. 4005XLPC84x1-3.								
Create proj Create file Analyze sou Create chip Optimize ch	ect rce file ip								

Finally, you should get an indication that the netlist for the keyboard interface macro was successfully synthesized and placed in the library for this project.



At this point we can exit the **HDL Editor** window and return to the **Project Manager** window.

Creating the Lock&Key Module

Now we can design the lock&key module using the FSM Editor.

🐌 dsgn4_1 - 4005XLP0	C84-3 - Project Manager	
<u>File Document View F</u>	roject <u>I</u> mplementation <u>T</u> ools <u>H</u> elp	
D 🗁 🖯 🐽		
Files Versions	Flow Contents Reports Synthesis	
⊡ 💼 dsgn4_1		-
🖯 🖯 dsgn4_1	dsgn4_1 (4005XLPC84-3)	-
e simprims		
[⊷] . 🖯 <u>xc4000x</u>	🖺 😤 👝 🔔 🚌	
	FSM Editor	
	IMPLEMENTATION ? VERIFICATION	
Pcm : Update: C:\Pra	a21i\dsan4_1\scancoderea.xnf (1027, 1)	
Fsm : Symbol 'SCAN	CODEREG' successfully created	
Pom : START: Library	Manager	
Lm : Library Manage	er has been succesfully initialized.	
Pcm : Execute: Im.ex	e -p 2704 -i /xc4000x c:\fndtn\active\sysIib\xc4000x	
Lm : Library Manage	er nas terminated.	
Copede	anager	
Ready		

We could begin our state machine design by answering several questions from the HDL Design Wizard and getting an initial template that can be filled-in with the details. But in this example we will start with a blank sheet.

State	Editor 🔰	C
	eate new document: C Use HDL Design Wizard Create Empty	
	C Existing document	
	OK Cancel	

The **State Editor** window that appears has several areas where we can construct the state diagram for our FSM and define the I/O interface to it.



To start, we will name the file that will contain the FSM. Single-click twice on the Untitled text string at the top of the editing area and rename it as lock.

þ• U	ntitle	ed - State Edit	or								<u>- 🗆 ×</u>
<u>F</u> ile	<u>E</u> dit	<u>S</u> earch <u>V</u> iew	FS <u>M</u>	<u>D</u> raw	Synthesis	<u>P</u> roject	<u>T</u> ools <u>H</u> e	lp			
D	2	8 🚳 🐰	B		SM 🗄			📥 Þ 💈	2 ?		
											-
S											
$\overline{}$											
=?											
A									_		
A									U	ntitled	
₽ A										2	
A		//diagram	ACTIO	DNS						v	
A											
<u></u>											
늼											
-	l í										
•	H	Sreg0									
_											
	<u> </u>										 <u> </u>
For H	lelp, p	press F1								VHDL	NUM //

🕨 Untitled - State Editor	
File Edit Search View FSM Draw Synthesis	Project <u>I</u> ools <u>H</u> elp
New Ctrl+N	
<u>0</u> pen Ctrl+0	
Save Ctrl+S	-
	_
Print Un+P	
Print Pleyew	
Page Setup	
Send	lock
1 C:\FNDTN\\COMBLOCK\lock.ASF 2 C:\Fndtn\\Untitled.ASF	
E <u>x</u> it	
Sreg0	
Saves the active document	

After renaming the editing area, select the File \rightarrow Save command.

Then change the name of the state machine design file to lock.asf and click on the Save button.

Save As	<u>? ×</u>
Savejn: 🔂 dsgn4_1	• 🗈 💋 📸 📰
DPMCOMP.TMP	
ib 🔁	
🗀 xproj	
File name: lock.ast	Save
Save as type: FSM files (*.asf)	Cancel

Now we can begin defining the interface to the state machine. We begin by clicking the button that lets us enter input ports.

🕼 lock.asf - State Editor	<u>- </u>
<u>File Edit Search View FSM Draw Synthesis Project Tools Help</u>	
▶ ≶ ? =?	<u>*</u>
In the second secon	<
Input Port g0	
Adds/Edits input port to the diagram	VHDL NUM

Now move the cursor into the top portion of the editing area. The outline of an input port icon will be attached to the cursor.

þ• lo	ock.a	sf - State Ed	itor										<u>- 🗆 ×</u>
<u>F</u> ile	<u>E</u> dit	<u>S</u> earch <u>V</u> ie	w FS <u>M</u>	<u>D</u> raw	Synthesis	s <u>P</u> rojec	xt <u>T</u> ools	: <u>H</u> elp					
D	B	8 🗿 🔰	6 B	1	SM 📑	3 🔳 🖌	○ <u>►</u>	분 🛃	s Þ 🤇	<u> </u>	2		
►													<u> </u>
OA OA	L .										lock		
		//diagram		ONS									
•		Sreg0											
For H	lelp, p	ress F1										VHDL	

Left-click the mouse in the upper portion of the editing area and an input port icon will appear.

🎦 lo	k.asf - State Editor	
<u>F</u> ile	Edit <u>S</u> earch <u>V</u> iew FS <u>M</u> <u>D</u> raw Synthesis <u>Project</u> <u>T</u> ools <u>H</u> elp	
D	<u> </u>	
► Ø / =?		4
	lock //diagram ACTIONS Port1 ↓	
00	Sreg0	
		<u>ت</u>
For He	lp, press F1 VHDL	NUM

Right-click on the input port icon and select the Properties... entry in the pop-up menu that appears.

)e le	ick.a	sf - State	Editor												- 🗆 ×
<u>F</u> ile	<u>E</u> dit	<u>S</u> earch	⊻iew	FS <u>M</u>	<u>D</u> raw	Synth	esis	Project	Tools	: <u>H</u> elp					
D	2	8	Ж.	à C	1	S24	•		› 🕒	분	Q	?			
															-
S															
7															
=?															
A															
⊙ A												loci	<		
₽ _A															
A		//diagr	am A	CTIC	ONS										
Α			20144												
			<u>'011</u>	<u>C</u> ol	or										
<u> </u>	L			Fra For	ned it										
-	Lг			Pro	nortice.						 				
	11	Sreg0) 🗕	<u> </u>	perues.	<u> </u>									
\mathbf{r}															
	11														
	11														
	11														-1
	•														
													VHD	L	NUM /

This input will be used to bring the eight-bit scancode into the FSM. In the **Port Properties** window, rename the port to sc and then click on the upper-left button of the Range input until it is eight bits wide. Then click on the OK button.

Port Properties	? ×
General General	
Name: sci Range: ÷∑7:0 ± ⊙ Input □ Clock □ Integer	
C Output C Registered From:	-
To:	
OK Cancel Apply Now	

Now the input port in the editing area appears with its new name and the upper and lower indices for its bus width.

þ• lo	ock.a	sf - State	Editor									- 🗆 🗵
<u>F</u> ile	<u>E</u> dit	<u>S</u> earch	⊻iew FS <u>M</u>	<u>D</u> raw	Synthes	is <u>P</u> roject	<u>T</u> ools	<u>H</u> elp				
D	2		お陶	8 🖌	> 😒 🖪	8 8 8	۱ <mark>ه</mark> ۱	₩. 🛃	ÞQ	?		
												-
S												
7												
=?												
A												
⊙ A										loc	:k	
₽ A												
A		//diagra	am ACT	IONS								
A			~[7:0]		•							
			5[7.0]									
읙			5	;								
-	Ιr											
-		Sreg0										
												_
												<u> </u>
For H	lelp, p	ress F1									VHDL	NUM //

Repeat this process to add single-bit wide input ports for the scancode ready input (rdy), the reset input (rst), and the main clock input (clk).

📭 lock.asf - State Editor	
<u>File Edit Search View FSM Draw Synthesis Project Tools Help</u>	
	<u>^</u>
A //diagram ACTIONS	lock
For Help, press F1	

Right-click the clk input and bring up its **Port Properties** window. Click on the Clock checkbox to indicate that this input is a potential clock source for the FSM. Then click on the OK button.

Port Properties	? ×
General General	
Name: Clk Bange: 4	
O Dutput O Registered From:	-
O Bidirectional O Combinatorial To:	-
OK Cancel Apply Now	

Upon returning to the **State Editor** window, you will notice that the clk input port icon has a clock waveform drawn within it to indicate its added capabilities.

🔭 le	ock.a	sf - State Edit	or									- 🗆 🗵
<u>F</u> ile	<u>E</u> dit	<u>S</u> earch <u>V</u> iew	FS <u>M</u>	<u>D</u> raw	Synthes	sis <u>P</u> roject	<u> </u>	<u>H</u> elp				
D	B	8 3	Pa f	2 🗤	∽ [E I S	۱ <u>۵</u>	분 🛃	Þ Q	?		
R												-
S												
1												
=?												
<u>o</u> A										laa	1.	
<u>A</u>										100	К	
A A												
A		//diagram	ACT	UNS								
		 sc[7;	:0] 🚦	<mark></mark> - (olk							
0		-rdy		_ _r	st							
►	Ι.					<u>à</u>						
•		Sreg0										
<u> </u>		-										
												-
												▶
For H	lelp, p	ress F1									VHDL	NUM /

Now we will add signals to the FSM. These signals will store values used internally by the FSM. Click the Signal button and drag a signal icon into the upper portion of the editing area.

b= lock.asf - State Editor	- D ×
<u>File Edit Search View FSM Draw Synthesis Project Tools Help</u>	
	-
S	
=?	
OA lock	
₹ <u>A</u>	
//diagram_ACTIONS	
A	
sc[7:0]clk	
🔍 🔂 rdy 🔂 rst	
Signal Sreal	
	<u>ل</u> ے
Adds signals to diagram and machines	

Right-click on the signal icon and select the Properties... entry in the pop-up menu that appears.

🎾 lo	ck.a	sf - State	e E ditor											<u>- 0 ×</u>
<u>F</u> ile	<u>E</u> dit	<u>S</u> earch	<u>V</u> iew F	FS <u>M</u>	<u>D</u> raw S	ynthesis	<u>P</u> roject	<u>T</u> ools	<u>H</u> elp					
D	2	8	み 頃	a C	k 🖌 🤇	> 🗄			₩.	Þ	8			
► (5) (*) =?														-
		//diagr	ram A(CTIC	DNS							lock		
		□_ s □_ r	sc[7:0] dy		n)— cll rst	<) Signa	<u>al 1</u>	<u>C</u> olor Framed <u>F</u> ont					
0		Sreg()						<u>P</u> ropertie	<u>s</u>				
													VHDL	NUM

This signal will be used to store the first of the two keys in the combination for the lock. Each key stores a scancode so it must be eight bits wide. In the **Port Properties** window, rename the signal to key1 and then click on the upper-left button of the Range input until it is eight bits wide. Then click on the OK button.

Signal Properties	?×
General General	
Name: key1 Range: 🛨 7:0 🛫	
 Logic Registered Combinatorial Combinatorial To: 	
OK Cancel Apply Now	

Now the signal in the editing area appears with its new name and the upper and lower indices for its bus width.

þ• lo	ck.a	sf - State	Editor									<u>- 🗆 ×</u>
<u>F</u> ile	<u>E</u> dit	<u>S</u> earch	<u>V</u> iew F	S <u>M D</u> rav	v Synthe:	sis <u>P</u> roject	<u>T</u> ools	<u>H</u> elp				
D	B	8	み 唯		2 ∞ [E P		분 🛃	Þ	?		
► () () () () () () () () () ()												-
Image: Contract of the second										loc	k	
		//diagr	am AC] - clk (<mark>)</mark> key1	[7:0]					
			dy	<u> </u>	-rst			6				
•		Sreg0)									
								_				Ľ
For H	elo, o	ress F1									VHDL	 NUM

Repeat this process to add the signals for storing the second key (key2). We also add two more byte-wide signals that temporarily store the keys for the new combination as they are entered by the user(newkey1 and newkey2). And there is a single-bit signal (match) that records whether the input keys punched by the user match the keys in the combination.

🕨 lock.asf - State Editor	
<u>Eile Edit S</u> earch <u>V</u> iew FS <u>M</u> <u>D</u> raw Synthesis <u>P</u> roject <u>T</u> ools <u>H</u> elp	
R	_
S	
=?	
lock	_
//diagram ACTIONS	
▲ sc[7:0] - clk	
Image: Approximate Approxim	match
Sreg0	
For Help, press F1	VHDL NUM

Now we will define the output ports for the FSM. Click the Output Port button and drag the port icon into the editing area. Then right-click on it and select the Properties... command from the pop-up menu.

📭 lock.asf - State Editor	
<u>File Edit Search View FSM Draw Synthesis Project Tools Help</u>	
	-
S	
=?	
lock	
//diagram ACTIONS	
📄 🛌 sc[7:0] 🖳 clk 😑 key1[7:0] 😑 newkey1[7:0]	
rdyrstkey2[7:0]newkey2[7:0]newkey2[7:0]natch	л –
Sreg0	
Output Port	
	-
	_
Adds/Edits output port to the diagram	

The FSM will have a single, combinatorial output that drives the seven-segment LED. Rename the output to led, set the indices to 6:0, and click on the Combinatorial radio button. Then click on the OK button to close the window.

Port Properties	? ×
General General	
Name: led Range: 🛨 6:0 🛨	
C Input 🗖 Clock 🗖 Integer	
Output C Registered From:	-
C Bidirectional Combinatorial To:	
OK Cancel Apply Now	

The definition of the FSM interface is complete now that the seven-bit wide led output icon has been added. Now we can click on the State button and begin defining the states for the FSM.



Drag the circular state icon into the lower area of the editing area and left-click with the mouse to drop it.

3 2 (ock.a	sf - State	Editor						- D ×
<u>F</u> ile	<u>E</u> dit	<u>S</u> earch	<u>V</u> iew FS <u>I</u>	<u>M D</u> raw Syr	nthesis <u>P</u> roject	<u>T</u> ools <u>H</u> elp			
D	Ê	8	光 暭	💼 🖬 🛇			Þ 🭳 🤋		
k	1						lock	<	-
Ø / =? & • • • • •		l//diagr	ram AC c[7:0] dy	TIONS - clk	◯ key1[◯ key2[7:0] 🔵 ne 7:0] 🔵 ne	wkey1[7:0] wkey2[7:0]	led[6:0] ⊖ match	
		Sreg0)			E	€		
0									

The state icon will appear with a default label of S1. Right-click on the S1 icon and select the Properties... menu item.

te l	ock.a	isf - State E	ditor						<u>- 🗆 ×</u>
<u>F</u> ile	<u>E</u> dit	<u>S</u> earch <u>V</u> i	iew FS <u>M</u>	<u>I D</u> raw Syn	thesis <u>P</u> roject	<u>T</u> ools <u>H</u> elp			
	B		¥ 🖻 I	🖻 🖬 🛇		🕒 🔛 📥	₽	<u>q</u> ?	
K								lock	-
S									_
1		//diagra	m ACT	FIONS					
=?		S	[7:01]	<mark>∧n)</mark> — clk	key1[7	:01 🔘 nev	vkev	/1[7:0] - led[6:0]	
<u>∳</u>			. [\bigcirc $k_{\rm eV}$ 217		vizov	/2[7:0] O match	
<u>9</u> A		/ IQ;	y 1				vney		
		Sreaû							
$\frac{r_{\mathbf{A}}}{\mathbf{A}}$						PP		p	
								7	
0						l N	')		
⊳						<u>d</u>	-	Border Color ✓ Filled	
₽								Fill <u>C</u> olor	
•								Initial Size	
								Trap State	
								Default State	
								<u>N</u> ame Properties	-1
									Ŀ
								VHDL	NUM //

In this state, the FSM will compare the scancode entered by the user with the value stored in key1. In the **State Properties** window that appears, rename the state to ckkey1.

State Properties		? ×
	Graphics Actions	1
Name: ckkey1 Default Trap	Code:	
OK Cancel	Apply Now	

The state icon in the editing area is now labeled with its new name.

te l	ock.a	nsf - State Editor		- 🗆 🗵
<u>F</u> ile	<u>E</u> dit	<u>Search View FSM Draw Synthesis Project Tools Help</u>		
	È			
		lock		•
=?		//diagram ACTIONS		
∳ ^A ⊙A)led[(6:0]
<u>₹</u> ∕⊼		└───rdy	natch	
A A		Sreg0		
000		ckkey1		
			\mathbb{R}	
				_
				<u>ت</u>
Forl	Help, p	oress F1 VHDL		NUM /

Repeat this process to add seven more states to the FSM. The names of the states in the FSM are:

- **ckkey1**: Compare the scancode for the key pressed by the user against the scancode value stored in the first key of the combination, key1.
- **ckkey2**: Compare the scancode for the key pressed by the user against the scancode value stored in the second key of the combination, key2.
- **unlocked**: Open the lock if the user pressed the two keys whose scancodes match the two keys in the combination.
- inkey1: Accept a scancode and store it in newkey1.
- inkey2: Accept a second scancode and store it in newkey2.
- verify1: Accept a scancode and compare it to the scancode stored in newkey1.
- verify2: Accept a second scancode and compare it to the scancode stored in newkey2.
- **apply**: Replace the combination stored in key1 and key2 with the new combination in newkey1 and newkey2.

1= lock.asf - State Editor	
<u>File Edit Search View FSM Draw Synthesis Project Tools H</u> elp	
For Help, press F1 VHDL N	UM //

Once the states are entered in the editing area, we can begin drawing the transitions between the states by clicking on the Transition button.

þ• k	ock.	.asf - State Editor		<u>- 0 ×</u>
<u>F</u> ile	<u>E</u> c	lit <u>S</u> earch <u>V</u> iew FS <u>M</u> <u>D</u> raw Synthesis <u>P</u> roject <u>T</u> ools <u>H</u> elp		
D	B			
k	Γ	lock		1
ø		//diagram ACTIONS		
	3			
-	Trai	nsition y - rst - key2[7:0] - newkey2[7:0] - match		
A		SregO		
<u>•</u> A ∡				
$\frac{\alpha_{\mathbf{A}}}{\mathbf{A}}$		(they h		
<u> </u>				
0 C		(ckkey2)		
•				
		(nlocked		
				-
	<u> </u>			<u> </u>
Adds	s trar	nsition to machines	VHDL	NUM //

When drawing a state transition, left-click on the state that will be exited, then left-click to place intermediate points in the editing area, and finally left-click on the destination state that will be entered. In the case shown below, the transition exits from state ckkey1 and then returns to the same state.

þ• lo	ock.a	asf - State E	ditor										- 🗆 🗵
<u>F</u> ile	<u>E</u> dit	: <u>S</u> earch <u>V</u>	iew FS <u>M</u>	<u>D</u> raw	Synthe	sis <u>P</u> ro	oject]	<u>T</u> ools <u>H</u>	<u>H</u> elp				
D	2		X 🖻 f	•	S∎.	•	🔎 [<u>b</u>	2 📥 😰	<u>q</u>	?		
k								lock					_
ø	l p	//diagram AC	TIONS										
=?		 sc[7:0]	m −clk	😑 ke	y1[7:0]	<mark>O</mark> ne	ewkey1	1[7:0] •		[6:0]			
€ A		-rdy	<mark>_</mark> →rst	😑 ke	y2[7:0]	<mark>O</mark> ne	ewkey2	2[7:0] 🤇	🔵 match	ì			
A A	I٢	SregO											
A A	L												
A	Ш							ckkey1)				
<u>A</u>	L						le la compañía de la comp						
₽	L												
•	L						(ckkey2)				
<u> </u>								_					
							(nlocke)				
	•							_					
For H	lelp, j	press F1										VHDL	NUM //

After clicking on the destination state, the transition is drawn with visible control points that you can click-and-drag to change the appearance of the transition edge.

📭 lock.asf - State Editor	
<u>File Edit Search View FSM D</u> raw Synthesis <u>P</u> roject <u>T</u> ools <u>H</u> elp	
lock	1
Miagram ACTIONS	
=? sc[7:0]clkkey1[7:0]led[6:0]	
-rdy -rst - key2[7:0] - newkey2[7:0] - match	
Sreg0	
A dckkey1	
CKKey2	
untockeg	
	<u> </u>
For Help, press F1	
Click in a blank portion of the editing area to end the editing of the transition. The final transition will appear as a directed edge with an arrowhead indicating the direction of the movement from state to state.

te l	ock	k.asf - State Editor		<u>- 🗆 ×</u>
<u>F</u> ile	<u>E</u> (dit <u>S</u> earch <u>V</u> iew FS <u>M</u> <u>D</u> raw Synthesis <u>P</u> roject <u>T</u> ools <u>H</u> elp		
D	É			
k		lock		-
<u>\$</u>		//diagram ACTIONS		
 =?		sc[7:0]clk key1[7:0] newkey1[7:0]}led[6:0]		
A		-rdy -rst - key2[7:0] - newkey2[7:0] - match		
•A		Sreg0		
A K				
A		ckkey1		
<u>^</u>				
•		ckkey2)		
•				
		_		
		unlocked		
				ك
	브			
For	Help	p, press F1	VHDL	NUM //

Now we have to specify the conditions under which the state transition will occur. Click on the Condition button to begin this process.

te i	ock	.asf - State	Editor							<u>- 🗆 ×</u>
<u>F</u> ile	<u>E</u> c	lit <u>S</u> earch	<u>V</u> iew FS <u>M</u>	<u>D</u> raw Sy	nthesis	<u>P</u> roject <u>T</u> oo	ls <u>H</u> elp			
D	2		<u>х</u> в	1 🗤 🛇			<u>te</u> 🛃 🗜	<u>q</u> ?		
K						I	ock			-
	L	//diagram /	ACTIONS							
=?	L	 sc[7:0)] 🚾— clk	😑 key1 [7:0] 🤇	newkey1[7:	0] led[[6:0]		
-		-rdy	<mark> </mark> —−rst	😑 key2[7:0] 🤇	newkey2[7:	0] 🔵 match			
	Con	dition								
₽ _A		SregU								
A	H						leyr			
	H						_			
0	H									
⊵	H									
•	H					I CKI	(ey2)			
<u> </u>							-			
	H									
	H					unic	icked			
										<u> </u>
Add	/Ed	lits condition a	of a transition						VHDL	NUM //

Next, left-click the mouse on the transition edge. An editing box will appear where we can enter the equation for the condition. In this case, the FSM remains in the ckkey1 state as long as the user doesn't press a key on the keyboard. So this transition is taken as long as no new scancode is available from the keyboard interface. The VHDL code for this condition is rdy = 0.

3 • I	ock.a	isf - State	Editor								<u> </u>
<u>F</u> ile	<u>E</u> dit	<u>S</u> earch	⊻iew FS <u>M</u>	<u>D</u> raw S	iynthesis	<u>P</u> roject	<u>T</u> ools <u>H</u> e	lp			
	2	8	光 ��	8 🖌	>			📥 🔁 🧕	1		
R							lock				<u> </u>
$\frac{2}{7}$		//diagram	ACTIONS]							
=?		 sc[7	:0] -0	lk 😑 ke	y1[7:0]	<mark>⊖</mark> new⊧	(ey1[7:0]		נס		
A		-rdy	<mark> </mark> −r	st 🔵 ke	y2[7:0]	⊖ newł	(ey2[7:0]	🔵 match			
•A		Sreg0									
<u>₹</u> A											
$\frac{\gamma_{\mathbf{A}}}{\mathbf{A}}$							(ckkey1)			
							=101				
0						l'ay.	- 01	6			
<u></u>								`			
-							Сккеу2	/			
<u> </u>											
							_				
							unlocke	6			
								,			Ŀ
For	Help, r	oress F1									

Once the VHDL code is entered, hit the return key or click the mouse outside the editing box and the condition equation will appear next to the transition edge. You can click-and-drag the condition equation to arrange its position.

201	ock.a	asf - State	e Edito	r										- 🗆 ×
<u>F</u> ile	<u>E</u> dit	<u>S</u> earch	⊻iew	FS <u>M</u>	<u>D</u> ra	w S <u>v</u> r	nthesis	<u>P</u> roject	<u>T</u> ools	<u>H</u> elp				
D	B		X	te (20) 🖪	£ 🛃	Þ Q	?		
k										lock				-
<u>\$</u>		//diagrar	n ACTI	ONS										
 =?			7:0] 🔽	u)— cl	ik 🤇) key1	[7:0]	<mark>O</mark> nev	/key1[7	:0] -) led[6:0]			
€ ^A		-rdy		_−rs	st 🤇) key2	2[7:0]	🔵 nev	/key2[7	:0] 🔵 n	natch			
[⊙] A		SregO												
<u>*</u> A <u> </u>														
A										key1				
<u>^</u>							ra	N=0'	<u></u>					
									_	_		\triangleright		
0									ck	key2)				
•														
									uni	ocked				
														-
	•													 •
For I	Help, p	press F1											VHDL	NUM //

Using the same process, we can add another transition from ckkey1 to ckkey2 that is taken whenever a scancode is available (rdy = '1').

te k	ock.	asf - State Editor		
<u>F</u> ile	<u>E</u> d	it <u>S</u> earch <u>V</u> iew FS <u>M</u> <u>D</u> raw Synthesis <u>P</u> roject <u>T</u> ools <u>H</u> elp		
D	B			
N		lock		<u> </u>
		//diagram ACTIONS		
=?		sc[7:0]clk \ominus key1[7:0] 😑 newkey1[7:0]led[6:0]		
A		🔁 – rdy 🛛 🔁 – rst 😑 key2[7:0] 💛 newkey2[7:0] 🔵 match		
A		Sreg0		
A				
$\frac{r_{\mathbf{A}}}{\mathbf{A}}$		ckkey1		
0		ray='0' ray='1'		
0		(CRR#2)		
_				
	L			
	L	(<mark>inlocke</mark> d		
	Ы			<u> </u>
For H	Help,	press F1	VHDL	

When a scancode enters from the keyboard, the FSM has to check and see if it matches the scancode stored in key1. To do this, we click on the Transition Action button so we can add this checking action to the transition from ckkey1 to ckkey2.

te le	ock.asf - State Editor		
<u>F</u> ile	<u>Edit Search View FSM Draw Synthesis Project Tools Help</u>		
D			
N	lock		<u> </u>
<u>9</u> 1	//diagram ACTIONS		
=?	▶ sc[7:0]		
A	└───rdy		
•A •A	Sreg0		
A			
A	I I I I I I I I I I I I I I I I I I I		
<u></u>	rdy='0' rdy='1'		
₽	Ckkey2		
<u> </u>			
	unlocked		
			▼
Adds	/Edits action of a transition	VHDL	

Click on the transition and then enter the transition action in the editing box that appears. In this case, the match flag is cleared if the entering scancode, sc, does not match the scancode in key1. If the match flag is cleared, this indicates one or more of the keys entered by the user did not match the keys in the combination so the lock should not be opened.



After clicking the mouse outside the editing box, the transition action appears in a rectangle next to the transition edge. The rectangle distinguishes the action from the condition that activates the transition itself.



If the FSM resets the match flag to indicate the lock should not open, then we have to initially set the match flag before the comparison to the combination begins. This action occurs when the FSM is in the ckkey1 state. Click on the State Action button to add this action.



Next, move the mouse so the dot on the end of the line attached to the cursor is within the boundary of ckkey1. Then left-click the mouse.



Within the editing box that appears, enter the VHDL code to set the match flag. Also assign the bit pattern "0100101" to the outputs that drive the LED. This will display an L on the LED digit to indicate that the lock is locked. Click outside the editing box to complete the addition of the state actions.



Now we can repeat the preceding steps to define the transitions and actions for the remaining states. When the FSM is in the ckkey2 state, a 1 is displayed on the LED digit to indicate that one key has already been entered by the user. A transition will be made back to the ckkey1 state if the user hits a key whose scancode does not match key2 in the combination or if the match flag is already zero (indicating a key mismatch during the previous state). But the FSM transitions to the unlocked state if the current scancode agrees with key2 and the match flag is still set.

Note that this FSM requires a single clock cycle duration for the scancode ready signal. If the rdy output from the keyboard interface module stayed high for more than a single clock cycle on each key press, this would cause a transition between multiple states of the FSM.



In the unlocked state, the LED digit displays a U. If the user presses the backspace key (with a scancode of 01100110), the FSM will move to the inkey1 state where they can enter a new combination. Any other key press forces the FSM back to the ckkey1 state where the lock is locked.



A lower-case r is displayed on the LED when the FSM is in the inkey1 state to indicate that the combination is to be replaced by the next two key presses from the user. When a scancode from the keyboard arrives, it is stored in newkey1 and the FSM moves into state inkey2.



A 1 is displayed on the LED in state inkey2 to indicate that one key of the new combination has been entered. When a second scancode from the keyboard arrives, it is stored in newkey2 and the FSM moves into state verify1.



In the verify1 state, the LED displays 2 to show that both keys in the combination have been entered. The user is now required to repeat the combination entered in the previous two states. This prevents the user from erroneously entering a combination that he can't repeat and permanently locking the lock. If the user presses a key whose scancode does not match the scancode in newkey1, then the FSM transitions back to the ckkey1 state and the new combination is discarded. But if the key scancode matches the value in newkey1, then the FSM transitions to state verify2.



In the verify2 state, the LED displays3 to show that both keys in the combination have been entered and one has been verified. The FSM transitions back to the ckkey1 state and the new combination is discarded if the user presses a key whose scancode does not match the scancode in newkey2. But if the key scancode matches the value in newkey2, then the FSM transitions to state apply.

In the apply state, a lower-case n is displayed on the LED to indicate that a new combination has been accepted. The scancodes in newkey1 and newkey2 are transferred to key1 and key2, respectively. Then any key press by the user will move the FSM back to the ckkey1 state.



In addition to the normal operations of the FSM, we have to initialize its behavior upon start-up. The Reset button is used to specify the initial state of the FSM and the conditions upon which it is entered.



Drag the triangular reset icon into the editing area and then left-click to drop it. At this point a line will connect the cursor to the reset icon. Move the cursor over the inkey1 state circle and click again. This denotes that the FSM will move into the inkey1 state whenever a reset condition occurs. This makes sense because a reset should be a very infrequent event and it should allow the user to gain control of the lock by entering a new combination that overrides the old one.



The reset action can occur on a clock edge (synchronous) or whenever the reset condition is satisfied (asynchronous). Right-click on the reset icon and select either Asynchronous or Synchronous from the pop-up menu. I have picked Asynchronous in this example, but either one will work.



To specify the reset condition, just click on the Condition button and then click on the edge connecting the reset icon to the inkey1 state.



Then type the VHDL code into the editing box that directs the FSM into the inkey1 state whenever the reset input is at a logic 1 level.



Now we can set some global options that affect the entire FSM. Right-click in an empty section of the editing area and select Properties... from the pop-up menu.



The **Machine Properties** window for the FSM will appear. In the General tab, select the clk signal from the drop-down list attached to the Clock field. This directs the FSM to change states on the rising edge of the clk input.

Machine Properties			? ×
General	Reset	Defaults	
Name:			
SregO			
Clock	Encoding]	
-	Symbol	olic	
ck	C Encod	led:	
C Falling	Binary	-	
	Jennedy		
OK Canaal	Anak	Mary	
	Арру	INOW	

Next, click on the Encoded radio button so we can specify how the states are stored in the circuitry of the FPGA. Select One-Hot from the drop-down list. One-hot encoding uses a © 2001 by XESS Corp. 300

flip-flop for each state with the flip-flop for the active state being set while all the others are cleared. Eight flip-flops are needed by this FSM which is no problem since the XC4005XL FPGA has 384 of them in the CLB array. For a CPLD, which typically has fewer flip-flops, we might select binary encoding which uses three flip-flops to store the binary code of the active state among the eight total states.

Machine Properties	? ×
General	Reset Defaults
Name:	
SregO	
Clock	Encoding
clk 🔹	C Symbolic
Rising	Encoded:
C Falling	Binary 🔹
	Johnson
	Une-Hot
OK Cancel	Apply Now

Next, click on the Defaults tab so we can stipulate the actions of the FSM when illegal states occur. If an illegal state occurs we would like the lock to stay closed and not spring open, so it should transition into the ckkey1 state. Click on the Trap state radio button in the Illegal states section and then select the ckkey1 state from the drop-down list.

We have specified all the possible conditions that control transitions between states so we can keep the Don't care option in the Unsatisfied conditions section. Then click on OK to close the **Machine Properties** window.

Machine Properties
General Reset Defaults
 Don't care Default state Hold
Illegal states O Don't care Image: Constant of the state Image:
OK Cancel Apply Now

Upon returning to the **State Editor** window, note that the ckkey1 state is now drawn with a cross-hatched pattern to indicate it is the designated trap state. Click on the Save button to store the FSM description.



The complete FSM for the lock&key module is shown below.



Now that the FSM description is complete, we can generate a VHDL description of it. (This is not necessary in order to use the FSM in our project, but is done for illustrative purposes.) Select the Synthesis→Configuration... menu item.



In the **HDL Configuration** window that appears, click on the VHDL radio-button to select it as the language used for an HDL description of the FSM. Then click on the OK button.

HDL Configuration	? ×
Language C Abel C VHDL C Verilog	Tools FPGA Express
	OK Cancel



Next, activate the Synthesis \rightarrow HDL Code Generation command.

Indicate that you wish to see the VHDL code that is generated for the state machine we built.



Within a few seconds, the code in Listing 3 will appear in an **HDL Editor** window. We can correlate pieces of the VHDL code with objects we have placed in the editing area of the **State Editor** window:

- Lines 16–20: The input and output ports placed at the top of the FSM editing area are declared in the entity section.
- Lines 26–30: The signals placed at the top of the FSM editing area are declared in the architecture section.
- Lines 33–45: Here is the state encoding and the signal, Sreg0, that holds the state.

- Line 55: The FSM changes states on the rising edge of the clk signal as we specified in the **Machine Properties** window.
- Lines 56–57: Upon a reset, the FSM moves into the inkey1 state.
- Lines 60–122: The transitions from the current state to the next state and any actions associated with these transitions are described here.
- Lines 123–124: Here is the specification of ckkey1 as the trap state that is entered if the FSM ever gets into an illegal state.
- Lines 132–139: The seven-segment LED activation pattern associated with each state is listed here.

The VHDL description of the FSM can be useful for two reasons:

- The editing area of the State Editor window gets very cluttered for complicated FSMs. You can use the State Editor to draw an initial, simplified version of your FSM and then add the rest of your description directly to the VHDL file. You cannot automatically back-annotate the additions to the VHDL file back into the State Editor, so the VHDL file must be used as the master design file for the FSM after you do this.
- 2. If you are unsure how to write FSM descriptions using VHDL, you can create simple FSMs in the State Editor and export them as VHDL to view the basic language constructs that are used.

Listing 3: Generated VHDL code for the lock & key module.

```
1
        File: C:\PRAG21I\DSGN4 1\lock.vhd
    _ _
 2
    -- created: 04/13/01 12:32:29
 3
     -- from: 'C:\PRAG21I\DSGN4 1\lock.asf'
 4
     -- by fsm2hdl - version: 2.0.1.53
 5
     _ _
 6
    library IEEE;
7
    use IEEE.std logic 1164.all;
8
9
    use IEEE.std logic arith.all;
10
    use IEEE.std logic unsigned.all;
11
12
    library SYNOPSYS;
13
    use SYNOPSYS.attributes.all;
14
15
    entity lock is
16
      port (clk: in STD LOGIC;
17
             rdy: in STD LOGIC;
18
             rst: in STD LOGIC;
             sc: in STD_LOGIC_VECTOR (7 downto 0);
19
20
             led: out STD LOGIC VECTOR (6 downto 0));
21
    end;
22
23
     architecture lock arch of lock is
24
25
     --diagram signal declarations
```

```
© 2001 by XESS Corp.
```

```
26
    signal key1: STD LOGIC VECTOR (7 downto 0);
27
    signal key2: STD LOGIC VECTOR (7 downto 0);
28
    signal match: STD LOGIC;
29
    signal newkey1: STD_LOGIC_VECTOR (7 downto 0);
30
    signal newkey2: STD LOGIC VECTOR (7 downto 0);
31
32
     -- ONE HOT ENCODED state machine: Sreg0
33
    type Sreg0 type is (apply, ckkey1, ckkey2, inkey1, inkey2, unlocked, ve
34
    attribute enum encoding of Sreg0 type: type is
35
       "00000001 " &
                        -- apply
36
       "00000010 " & -- ckkey1
37
       "00000100 " & -- ckkey2
38
       "00001000 " &
                        -- inkey1
39
      "00010000 " & -- inkey2
40
       "00100000 " & -- unlocked
       "01000000 " &
                       -- verify1
41
42
       "10000000"; -- verify2
43
44
    signal Sreg0: Sreg0_type;
45
46
    begin
47
    --concurrent signal assignments
48
49
50
    Sreg0 machine: process (clk)
51
52
    begin
53
54
    if clk'event and clk = '1' then
55
       if rst='1' then
56
         Sreq0 <= inkey1;</pre>
57
       else
58
      case Sreg0 is
59
         when apply =>
60
          key1<=newkey1;</pre>
61
          key2<=newkey2;</pre>
62
           if rdy='1' then
63
             Sreg0 <= ckkey1;</pre>
64
           elsif rdy='0' then
65
             Sreq0 <= apply;</pre>
66
           end if;
67
         when ckkey1 =>
68
          match<='1';</pre>
69
           if rdy='1' then
70
             Sreq0 <= ckkey2;</pre>
71
             if sc/=key1 then match<='0';
72
             end if;
73
           elsif rdy='0' then
74
             Sreg0 <= ckkey1;</pre>
75
           end if;
76
         when ckkey2 =>
           if rdy='1' and sc=key2 then
77
78
             Sreg0 <= unlocked;</pre>
```

```
79
            elsif rdy='1' and sc/=key2 then
80
               Sreq0 <= ckkey1;</pre>
 81
             elsif rdy='0' then
82
               Sreg0 <= ckkey2;</pre>
83
            end if;
84
          when inkey1 =>
85
             if rdy='1' then
 86
               Sreg0 <= inkey2;</pre>
87
               newkey1<=sc;</pre>
88
             elsif rdy='0' then
89
               Sreg0 <= inkey1;</pre>
90
             end if;
91
          when inkey2 =>
92
            if rdy='1' then
93
               Sreg0 <= verify1;</pre>
94
               newkey2<=sc;</pre>
95
            elsif rdy='0' then
96
               Sreg0 <= inkey2;</pre>
97
             end if;
98
          when unlocked =>
99
             if rdy='1' and sc/="01100110" then
100
               Sreg0 <= ckkey1;</pre>
101
            elsif rdy='1' and sc="01100110" then
102
               Sreq0 <= inkey1;</pre>
103
             elsif rdy='0' then
104
               Sreg0 <= unlocked;</pre>
105
             end if;
106
          when verify1 =>
107
             if rdy='1' and sc=newkey1 then
108
               Sreg0 <= verify2;</pre>
109
             elsif rdy='1' and sc/=newkey1 then
110
               Sreq0 <= ckkey1;</pre>
111
            elsif rdy='0' then
112
               Sreq0 <= verify1;</pre>
113
             end if;
114
          when verify2 =>
115
             if rdy='0' then
116
               Sreg0 <= verify2;</pre>
117
            elsif rdy='1' and sc/=newkey2 then
118
               Sreq0 <= ckkey1;</pre>
119
             elsif rdy='1' and sc=newkey2 then
120
               Sreg0 <= apply;</pre>
121
            end if;
122
          when others =>
                            -- trap state
123
            Sreq0 <= ckkey1;</pre>
124
        end case;
125
        end if;
126
      end if;
127
      end process;
128
129
      -- signal assignment statements for combinatorial outputs
130
      led assignment:
131
      led <= "0001110" when (Sreg0 = apply) else</pre>
```

132	"0100101"	when	(Sreg0	=	ckkey1)	else
133	"0010010"	when	(Sreg0	=	ckkey2)	else
134	"0100100"	when	(Sreg0	=	inkey2)	else
135	"0110111"	when	(Sreg0	=	unlocked	d) else
136	"1011101"	when	(Sreg0	=	verify1)	else
137	"1011011"	when	(Sreg0	=	verify2)	else
138	"0001100"	;				
139						
140	end lock arch:					

Now it is time to make the FSM available for use as a building block of the combination lock. Select the Project Create Macro... command to initiate this process.



The progress of the macro creation is displayed in the **DPMCOMP** window.



Upon successful completion of the macro generation process, click OK in the confirmation window that appears.



Finally, close the State Editor window.



Creating the Top-Level Module

The top-level of the combination lock will be built by connecting the keyboard interface and the lock&key modules together in a schematic. Click on the Schematic Editor button to begin this phase.

🐌 dsgn4_1 - 4005XLP0	C84-3 - Project Manager	
<u>File D</u> ocument <u>V</u> iew <u>F</u>	Project Implementation Tools Help	
D 🕞 🖯 🚺 🛤		
Files Versions	Flow Contents Reports Synthesis	
□- □ dsgn4_1 □- □ dsgn4_1 □ simprims	dsgn4_1 (4005XLPC84-3)	-
- C xc4000x		
		-
Pcm : Update: C:\Pra	g21i\dsgn4_1\lock.xnf (1027, 2)	-
Fsm : Symbol 'LOCK	"successfully created	
I PCM : START: Library	/ Manager er bes been succesfully initialized	
Pcm : Execute: Im.ex	e-p 2704-i /dsan4_1 c:\prad21i\dsan4_1\lib\dsan4_1	
Lm : Library Manage	er has terminated.	
Pcm : EXIT: Library M	lanager	-
		•
Ready		

Within the **Schematic Editor** window, bring up the list of library symbols and you will see the keyboard interface macro (SCANCODEREG) and the lock& key macro (LOCK) at the top of the list. Select each macro and drop it into the drawing area of the **Schematic Editor** window.

□ SC Symbols	I
(-) DSGN4_1	
ГОСК —	1
SCANCODEREG	l
(-) XC4000X	l
ACC16	l
ACC4	l
ACC8	
	1
	l
	l
	ł

Connect the macros to I/O buffers and pads as shown below. Note the following:

- The main clock (CLK) will enter the XC4000 FPGA on a dedicated clock pin (because that is the way it is connected on the XS40 Board) so the input pad (IPAD) can connect directly to a general clock buffer (BUFG). Using the BUFG ensures that the clock signal reaches all the flip-flops in the design with minimal skew so they all change state at the same time.
- 2. The clock from the PS/2 keyboard (PSCLK) enters on a generic I/O pin so it must go through an input buffer (IBUF) before going through a BUFG.
- 3. The keyboard serial data signal (PSDATA) and the reset signal (RST) are standard, non-clock inputs so they just connect to IBUFs.
- 4. The seven LED outputs of the LOCK macro connect to a set of eight output buffers (OBUF8). The eight buffers connect to a set of eight output pads (OPAD8). The bus connecting the OBUF8 to the OPAD8 is named S[6:0] so it is only has a width of seven. This disconnects the eighth buffer and output pad so only the lower seven buffers and pads are used as actual outputs.


Once the macros are connected to each other and the I/O, select the Options \rightarrow Create Netlist menu item.

🐌 Schematic Editor - [Modified - DS	SGN4_11.SCH]	<u>_ ×</u>
File Edit Mode Options Hierard	hy ⊻iew <u>D</u> isplay <u>T</u> ools <u>W</u> indow Hel <u>p</u>	X
Create Netlist Create Netlist Create Netlist Create Netlist Integrity Test Integrity Test Export Netlist Annotate Replace Syml Rename Net PAD Report Replace Syml Rename Net Replace Syml Rename Net	Shift+F2 Image: Content Sheet Ctrl+F2 Image: Ctrl+F2 for Current Sheet Dpions Dpions J2 Vhdl code RDY	U1 Clate Machine CLX LEDICA RDV RDV S[6:0] S[6:0]
1		<u>ل</u>
DSGN4 11		
5.7, 4.8		Draw Wires

After the netlist is created, export the netlist to the other Foundation tools using the Options→Export Netlist... command.



Accept the default name shown for the file in the **Export Netlist** window and click on the Open button.

Export Netlis	t in the second s				? ×
Look jn: 🔁	dsgn4_1	• 🗈	<u></u>	d *	
	P.TMP				
no xproj					
🔊 dsgn4_1.a	lb				
File <u>n</u> ame:	dsgn4_1.alb				<u>O</u> pen
Files of <u>type</u> :	Edif 200 [*.EDN]		•		Cancel

Now that the top-level netlist has been generated and exported, close the **Schematic Editor** window.

Entering the Pin Assignments for the XS40 Board

Open the dsgn4_1.ucf constraints file and enter the following pin assignments that map the I/O signals of the combination lock to the appropriate pins of the XS40 Board.

	gn4_1.ucf - HDL Editor	<
<u>F</u> ile	<u>Edit S</u> earch <u>V</u> iew Synthesis <u>P</u> roject <u>T</u> ools <u>H</u> elp	
D		
1	net PSCLK loc=p68;	
2	net PSDATA loc=p69;	
3	net CLK loc=p13;	
4	net RST loc=p44;	
5	net S<0> loc=p25;	
6	net S<1> loc=p26;	
7	net S<2> loc=p24;	
8	net S<3> loc=p20;	
9	net S<4> loc=p23;	
10	net S<5> loc=p18;	
11	net S<6> loc=p19;	
12		
1		Ŀ
For H	lp, press F1 Ln 1, Col 1 TEXT NUM	///

Implementing the Design for the XC4005XL FPGA

Now run the implementation tools.

```
© 2001 by XESS Corp.
```

🐿 dsgn4_1 - 4005XLPC84-3 - Project Manager	
<u>File D</u> ocument <u>View Project</u> Implementation <u>T</u> ools <u>H</u> elp	
Files Versions Flow Contents Reports Synthesis	
□ □ □ dsgn4_1 □ □ □ dsgn4_11.s □ □ dsgn4_1	4
e simprims c xc4000x DESIGN ENTRY	
	×
Conv : Export netlist 'C:\PRAG21I\DSGN4_1\dsgn4_1.alb' to EDIF 200	-
Conv : Macro 'LOCK' not exported. File 'C:\PRAG21\\DSGN4_1\LOCK.xnf' exists	
Conv 1: Macro SCANCODEREG not exported. File CAPRAG210DSGN4_1(SCANCODEREG.xnr e.	XISTS
Conv : Total number of nets: 56	
Conv : EDIF nettist exported to file - C:\PRAG21I\DSGN4_1\dsgn4_1.edn	
Pcm : EXIT: Schematic Editor	-
Console	▶
C:\PRAG21I\DSGN4_1\DSGN4_11.SCH - DSGN4_11	

Go through the following sequence of windows to specify the dsgn4_1.ucf file as the constraints file for this design.

Implement Design	×
Device 4005×LPC84 Speed 3	•
Version name: ver1	
<u>R</u> evision name: rev1	
Control Files: <u>S</u> et	otions
Fill Eun OK Cancel	<u>H</u> elp
Settings	×
Implementation control files	
Current Revision Control File Settings:	
Use Constraints file from: None	
Copy Guide file from:	
Copy Floorplan files from: None	•
Current Revision Control file use:	
Enable Guided MAP and PAR	
Enable Floorplanning	
OK Cancel	Help



Then click on the Run button to implement the netlist in the XC4005XL FPGA.

Implemen	t Desi	ign				×
Device	4005	KLPC84	•	Speed	3	•
<u>V</u> ersion n	ame:	ver1				
<u>R</u> evision	name:	rev1				
Control Fi	les:	[]			<u>O</u> ption	s
<u>B</u> un	L.	ОК	<u>C</u> a	ncel	Help)

The implementation tools should run through all five phases without any problems.

省 dsgn4_1 (ver1->rev1) - Flow Engine	_ 🗆 ×
<u>Flow View Setup Utilities Help</u>	
XC4000XL Design Flow (rev1)	Status: OK
Translate Map Place&Route Timing (Sim)	Configure
Completed Completed Running	
Optimizing Swapped 7 comps. Xilinx Placer [1] 7530 REAL time: 3 secs Finished Optimizing Placer. REAL time: 3 secs Writing design to file "dsgn4_1.ncd". Total REAL time to Placer completion: 3 secs Total CPU time to Placer completion: 3 secs 0 connection(s) routed; 267 unrouted. Starting router resource preassignment Completed router resource preassignment. REAL time: 3 secs Starting iterative routing. Routing active signals.	1
4	×
For Help, press F1 XC40	05XL-3-PC84 dsgn4_1.ucf

Downloading the Bitstream to the XS40 Board

After the implementation tools finish, drag-and-drop the dsgn4_1.bit file into the **GXSLOAD** window to download the bitstream into the XS40-005XL Board.

X gxsload	🚭 dsgn4_1	
Drop.BIT, .SVF, .HEX, and .EX0 files here to download to the XS or XSV Board.	Eile Edit View Go Favorites Help $\leftrightarrow \bullet \bullet \to \bullet$ $\frown \bullet \bullet \bullet$ \searrow $\frown \bullet \bullet \bullet$ $\frown \bullet \bullet \bullet$ $\frown \bullet \bullet \bullet \bullet$	
Recent Files:	Address 🗀 C:\Prag21i\dsgn4_1	•
	DPMCOMP.TMP scancodereg.ER ib ib scancodereg.log lock.vhi scancodereg.opt lock.alr dsgn4_1.bak scancodereg.wh scancodereg.xh scancodereg.xh scancodereg.xh scancodereg.xh scancodereg.xh scancodereg.xh	i dsgn4_1.alb dsgn4_1.prj dsgn4_11.SCH i dsgn4_1.EDN i dsgn4_1.EDN i exp_EDIF.log i VHDLLST
Reload EEPROM Port LPT1	Ibgiblox.ini Ibck.bak Ibck.opt Ibgiblox.ini Ibck.bak Ibck.opt Ibgiblox.ini Ibck.bak Ibck.opt Ibgiblox.ini Ibck.bak Ibck.opt Ibgiblox.ini Ibck.asf Ibck.wnf Ibgiblox.ini Ibck.eNT Ibck.xsf Ibgiblox.ini Ibck.eNT Ibck.xsf Ibgiblox.ini Ibck.cid Ibgiblick.ini) (ypes.dir
	1 object(s) selected	//

Testing the Combination Lock

After downloading the bitstream to the XS40 Board, attach a PS/2 keyboard to the sixpin mini-DIN socket at the bottom of the board.

If the LED on the XS40 Board does not display a lower-case R upon startup, then you may have to manually reset the combination lock. The reset input for the lock (pin 44 on the FPGA) is connected to data bit D0 of the parallel port. Start the GXSPORT utility and apply a logic 1 to the reset input.

🗶 gxsport	<u> </u>
1 1 1 1 1 1 1 1 D7 D6 D5 D4 D3 D2 D1 D0 Strobe	Exit

Then apply a logic 0 to release the reset.

🗶 gxsport			_ 🗆 🗵
1 1 1	<u>1</u> <u>1</u>	1 1 0	Exit
D7 D6 D5	D4 D3	D2 D1 D0	
Strobe	⊇ount	Port LPT1 •	

Now the combination lock should be ready to respond to key presses. A sequence of key presses and the results are shown below:

Press kev	LED displavs…	New State	This means
None	8	inkey1	The combination lock is ready to begin replacing its current combination with a new combination entered from the keyboard.
а	B	inkey2	The scancode for 'a' has been stored in newkey1.
b	8	verify1	The scancode for 'b' has been stored in newkey2.
а	B	verify2	The first key of the new combination has been verified.
b	8	apply	The second key has been verified and the new combination in newkey1 and newkey2 has been moved into key1 and key2, respectively.
return		ckkey1	The lock is locked and is waiting for the combination to be entered.
а		ckkey2	The first key of the combination has been entered.
с	B	ckkey1	The key sequence did not match the combination so the lock stays locked and waits for the combination to be entered.
а		ckkey2	The first key of the combination has been entered.
b	B	unlocked	The key sequence matched the combination so the lock opened.
backspace	8	inkey1	The backspace key indicates the user wants to replace the current combination with a new combination. Any other key would have returned the state machine to the ckkey1 state and locked the lock.

Retargeting the Project to the XS95 Board

Now we will retarget the combination lock to an XC95108 CPLD on an XS95 Board.

Copying the XS40-Based Combination Lock Project

Create a copy of the previous project using the File→Copy Project... command.

sgn4_1 - 4005XLPC84-3 - Project Manager	<u> – – ×</u>
<u>File</u> Document <u>View</u> Project <u>Implementation</u> <u>T</u> ools <u>H</u> elp	
New Project Ctrl+N 🍋 🔯 🕅 📢	
Open Project Ctrl+O	
Copy Project	-
Delete Project1% Ctrl+D ver1 rev1 (XC4005XL-3-PC84)	
Archive Project	
Restore Project	
Project Info	
Project Libraries Ctrl+L DESIGN ENTRY 💅 SIMULATION	
Project Type Ctrl+T	
Preferences	
1 dsgn4_1 IMPLEMENTATION	
2 comblock	<u> </u>
3 abeltest ev1 (New OK)	-
4 sdram evi (Mannaled OK)	
Exit ev1 (Routed OK)	
Xie : Flow Engine: ver1->rev1 (Timed OK)	
Xie : Flow Engine: ver1->rev1 (Implemented OK)	
XIE : Flow Engine ver1->rev1 Completed Successfully.	<u> </u>
	<u> </u>
Copy project	

Name the new copy of the project dsgn4_1a.

Copy Projec	t 🗵
Source	
Project:	c:\prag21i\dsgn4_1.pdf Browse
Destination	
Name:	dsgn4_1a
Directory:	c:\prag21i Browse

Next, use the File \rightarrow Open Project... command to bring up the **Open Project** window. Highlight dsgn4_1a in the list of projects and click on the Open button.

Open Project		×
	dsgn4_1a	<u>O</u> pen
Path: c:\prag21i		
Projects:	Directories:	<u>C</u> ancel
<pre> & f2.1 dsgn2_1</pre>	 [] [dsgn1_1] [dsgn2_1] [dsgn2_2] [dsgn3_1] [dsgn3_1a] [dsgn3_2] 	
Ef21dsgn4_1a	🖃 c:	<u>H</u> elp

Selecting a New Target Device

Once the new project is opened, use the File \rightarrow Project Type... command to change the target device for the project. Select an XC95108 CPLD with a -20 speed grade as the target device.

Change Project	Туре		×
Current Type:	F2.1i		Change Close
	F2 1i		Help
Available Types:	1.5.11		<u> </u>
Flow:	🖲 <u>S</u> chematic	C HDL	
XC9500	95108PC84	-	20 -

Click the Yes button when asked to verify the change in the target device.



Updating the Modules to Account for the New Target Device

Now double-click the dsgn4_11.sch entry in the **Hierarchy pane** of the **Project Manager** window. We need to re-synthesize the macro netlists so they utilize the features of the XC9500 CPLD instead of the XC4000 FPGA. To start this process, first select the Hierarchy → Hierarchy Push command in the **Schematic Editor** window.



Then double-click on the SCANCODEREG keyboard interface macro. This causes the VHDL source code for the macro to appear in an **HDL Editor** window.



Updating the Keyboard Interface Module

In the HDL Editor window, activate the Project → Update Macro command.

sc	ancodereg.vhd - HDL Editor _	×
<u>F</u> ile	Edit Search View Synthesis Project Iools Help	
D		
1	library IEEE; Create Macro	
2	use IEEE.std_logidpdate Macro	
3	use IEEE.numeric_std.all; "	
4		
5	entity scancodeReg is	
6	port(
7	clk: in std_logic; main clock	
8	rst: in std_logic; reset	
9	psClk: in std_logic; keyboard clock	
10	psData: in std_logic; keyboard data	
11	<pre>scancode: out std_logic_vector(7 downto 0); key scancode</pre>	
12	rdy: out std_logic scancode ready pulse	
13);	
14	end entity;	
1.2		
17	architecture arch of scancodekey is	
10	signal se_: su_logic_vector(v download); - Scancode shirt register	
19	constant pachage patral = 10, hatherd clock frequency (MZ)	
20	constant pactaries, natural - 10, response - result quiety (Mrz)	
21	subtane counter is natural songe of to timesuit.	
T	Subsype Counter 15 Macardi Fange 8 68 Cimetale,	Ľ
	rorfe) 0 warningfe) found	-
0 61	rorioj o mariningioj roana	
•		F
Upda	tes library macro Ln 1, Col 1 VHDL NUM	1

The netlist for the keyboard interface macro will be re-synthesized for the XC95108 CPLD.

💑 DPMCOMP	×		
Initialize I	Initialize DPM		
Checking lid	cense		
License cheo	ck OK.		
Source: Family: Device:	C:\Prag21i\dsgn4_1a\scancodereg.vhd. XC9500. 95108PC84-20.		
Create proje Create file Analyze sour Create chip Optimize ch:	act rce file ip		

Click the OK button on the acknowledgement of the successful macro update, then close the **HDL Editor** window.



Updating the Lock&Key Module

Once you return to the **Schematic Editor** window, double-click on the lock&key macro (LOCK) to bring up the state diagram in the **State Editor** window.



Once again, use the Project→Update Macro command to re-synthesize the FSM for the XC95108 CPLD.



After the lock&key FSM netlist is re-synthesized, close the **State Editor** window and return to the **Schematic Editor** window.

Updating the Top-Level Module

Change the top-level circuit slightly by removing the BUFG from the PSCLK net since that component cannot be connected to a general-purpose I/O in an XC9500 CPLD.



Now execute the Options→Create Netlist command...



And then activate the Options→Export Netlist... command. Close the Schematic Editor window after the top-level netlist is exported,.

Schematic Editor - [DSGN4_11.SCH] Ele Edit Mode Options Hierarchy View Display Control Control Part Control National Control Control National Con		_ D × _ 8 ×
Create Agenda C	Ctrl+F2 Ctrl+K U1 Ctrl+K U2 Vhdl code RD	DBUFS OPADS S[6:0]
3.6 , 4.5		Draw Wires

Entering the Pin Assignments for the XS95 Board

Place the following pin assignments for the XS95-108 Board into the dsgn4_1a.ucf constraints file.

🔲 dsgr	n4_1a.	ucf - HDL Editor
<u>F</u> ile <u>E</u> o	dit <u>S</u> e	arch <u>V</u> iew Synthesis <u>P</u> roject <u>T</u> ools <u>H</u> elp
1	net	PSCLK loc=p26;
2	net	PSDATA loc=p70;
3	net	CLK loc=p9;
4	net	RST loc=p46;
5	net	S <o> loc=p21;</o>
6	net	S<1> loc=p23;
7	net	<pre>S<2> loc=p19;</pre>
8	net	<pre>S<3> loc=p17;</pre>
9	net	S<4> loc=p18;
10	net	<pre>S<5> loc=p14;</pre>
11	net	<pre>S<6> loc=p15;</pre>
12		
•		E E E E E E E E E E E E E E E E E E E
Ready		Ln 11, Col 18 TEXT NUM

Implementing the Design for the XC95108 CPLD

Then use the implementation tools to map the netlist for the combination lock to the XC95108 CPLD.



Creating the SVF Bitstream for the XC95108 CPLD

Once the implementation tools complete their tasks, click on the Programming button in the **Flow** pane of the **Project Manager** window. Select the Output→Create SVF File... in the **JTAG Programmer** window that appears.



Accept the default SVF option that transitions the XC9500 JTAG downloading circuitry through Test-Logic-Reset before entering the Run-Test/Idle state.

SVF Options			
Initial transition to Run-Test/Idle:			
Through Test-Logic-Reset			
C Skipping Test-Logic-Reset			
ОК	Cancel	<u>H</u> elp	

In the **Create a New SVF File** window, move up the directory tree to the top-level of the *dsgn4_1a* project and specify the filename for the XC95108 bitstream.

Create a New SVF File		? ×
Savejn: 🗀 dsgn4_1a	🖸 🖻 🖻 🖻	
lib		
J		
File name: dsgn4_1a.svf		Save
Save as type: SVF Files(*.svf)	•	Cancel

Generate the bitstream using the Operations \rightarrow Program command.

🎇 dsgn4_	1a - JTAG Programmer		
<u>F</u> ile <u>E</u> dit	Operations Output View Help		
	Erogram Verify Erase Eunctional Test Blank Check Readback Jedec Get Device ID Get Device Checksum		-
	Get Device <u>S</u> ignature/Usercode Chain <u>O</u> perations		
TDO -	dsgn4_1a.jed		
In the second secon	the selected devices in the JTAG o	hain SVF M	v v ode

In the **Options** window, check the option that erases the Flash memory in the XC95108 CPLD before programming it with the new bitstream.

Options	×
Program Options	
Erase Before Programming	🗖 Skip user array
☐ <u>V</u> erify	☐ Write Protect
Eunctional Test	<u>R</u> ead Protect
Parallel Mod	🗖 Load Fpga
External Pin Verification	Pin #:
🗖 Usercode (8 Hex Chars)	FFFFFFF
ОК	Cancel <u>H</u> elp

The SVF bitstream should be generated without incident.

0	peration Status	×
	Loading Boundary-Scan Description Language (BSDL) file 'C:/Fndtn/xc9500/data/xc95108.bsd'completed successfully. 'dsgn4_1a(Device1)': Generating SVF vectors to check boundary-scan chain integritydone. 'dsgn4_1a(Device1)': Generating SVF vectors to put device in ISP modedone. 'dsgn4_1a(Device1)': Generating SVF vectors to erase devicedone. 'dsgn4_1a(Device1)': Processing JEDEC filedone. 'dsgn4_1a(Device1)': Generating SVF vectors to program devicedone. 'dsgn4_1a(Device1)': Generating SVF vectors to program devicedone. 'dsgn4_1a(Device1)': SVF vector generation for programming completed successfully.	×
	All operations were completed successfully.	
	OK View Log File	

🙀 dsgn4_1a - JTAG Program	mer	<u>- 0 ×</u>
<u>File</u> <u>E</u> dit Operations <u>O</u> utput	<u>V</u> iew <u>H</u> elp	
<u>N</u> ew Open	Ctrl+N 😹 📰 🖽 🏥 🖽 🗱	
	Ctrl+I Ctrl+B	-
Save Save	Ctrl+S	
<u>1</u> C:\wbpckex\uinfc\uinfc.cdf <u>2</u> C:\Xilinx_CPLD\\uinfc.cdf <u>3</u> C:\wbpckex\ex2\adder.cdf <u>4</u> C:\wbpckex\ex1\leddcd.cd	f	
New <u>L</u> og File		
Preferences		
Quits the application	SVF	Mode //

Once the SVF file is generated, exit from the **JTAG Programmer** window.

Discard any changes you made to the programming setup for this project. This will not affect the bitstream that you stored in the SVF file.

JTAG Programmer 🔀				
Save changes to dsgn4_1a?				
Yes <u>N</u> o Cancel				

Downloading the Bitstream to the XS95 Board

After the programming tools finish, drag-and-drop the dsgn4_1a.svf file into the **GXSLOAD** window to download the bitstream into the XS95-108 Board.

		🔁 dsgn4_1a			<u>- 0 ×</u>
🗶 gxsload	1	<u>_</u> Eile _ <u>E</u> dit _⊻iew	<u>G</u> o F <u>a</u> vorites <u>H</u>	elp	
Drop .BIT, .SVF, .HEX, and .EX0 Exit] ⇐ ▪ ⇒ - ि	ı X B G ⊻	n 🗙 🖆 🏛 •	
files here to download to the		Address 🔂 C:\Pra	g21i\dsgn4_1a		•
Recent Files:		DPMCOMP.TMP	DSGN4_1A.ALB	🔏 lock.asf	lock.xnf
		lib Diverci)⊠ dsgn4_1a.bak)≣] dsgn4_1a.edn	''''∰lock.ASX Isok bak	Iock.xsf
		dsgn4_1.bak	🔄 dsgn4_1a.jed	lock.ENT	S95.log
		🔊 dsgn4_1.bit	🖻 DSGN4_1A.PRJ	🔊 lock.ER	🔊 scancodereg.alr
		l≝idsgn4_1.EDN ∭anidsgn4_1∥	ldsgn4_1a.svf I dsgn4_1a.ucf	📷 lock.log 🔊 lock oid	Scancodereg.AS
		dsgn4_1.ucf	🛋 dsgn4_1a.xbt	lock.opt	scancodereg.ER
		dsgn4_11.BSC	🛐 exp_EDIF.log	🗐 lock.vhd	scancodereg.log
		dsgn4_11.SCH	🔊 lock.alr	🔎 lock.vhi	scancodereg.opt
		I			•
		1 object(s) selecte	d	📙 My Computer	11.

Testing the Combination Lock

After downloading the bitstream to the XS95 Board, attach a PS/2 keyboard to the sixpin mini-DIN socket at the bottom of the board.

If the LED on the XS95 Board does not display a lower-case R, then you may have to manually reset the combination lock. The reset input for the lock (pin 46 on the CPLD) is connected to data bit D0 of the parallel port. Start the GXSPORT utility and apply a logic 1 to the reset input.

🔀 gxsport		_ 🗆 🗵
1 1 1 1 D7 D6 D5 D4 Strobe □ Cour	1 1 1 1 D3 D2 D1 D0 it Port LPT1 •	Exit

Then apply a logic 0 to release the reset.

🗶 gxsport	_ 🗆 🗵
1 1	Exit

Now the combination lock should be ready to respond to key presses. A sequence of key presses and the results are shown below:

Press kev…	LED displavs…	New State	This means
None	8	inkey1	The combination lock is ready to begin replacing its current combination with a new combination entered from the keyboard.
5	B	inkey2	The scancode for 'a' has been stored in newkey1.
6	8	verify1	The scancode for 'b' has been stored in newkey2.
5	B	verify2	The first key of the new combination has been verified.
6		apply	The second key has been verified and the new combination in newkey1 and newkey2 has been moved into key1 and key2, respectively.
return		ckkey1	The lock is locked and is waiting for the combination to be entered.
4		ckkey2	The first key of the combination has been entered.
6	B	ckkey1	The key sequence did not match the combination so the lock stays locked and waits for the combination to be entered.
5		ckkey2	The first key of the combination has been entered.
6	B	unlocked	The key sequence matched the combination so the lock opened.
backspace	8	inkey1	The backspace key indicates the user wants to replace the current combination with a new combination. Any other key would have returned the state machine to the ckkey1 state and locked the lock.