

XSA Flash Programming and Spartanll Configuration

March 17, 2004 (Version 1.1)

Application Note by D. Vanden Bout

Summary

This application note describes the circuits that let the XC9572XL CPLD program the Flash on the XSA Board and then configure the SpartanII FPGA with the data stored in the Flash.

Using Flash with the XSA Board

The 2 Mb Flash chip on the XSA Board can be used to store configurations for the SpartanII FPGA. When used in this way, there are three steps used to set up the Flash:

- 1. Configure the XC9572XL CPLD with a programming circuit that connects the Flash to the parallel port.
- 2. Program the Flash by passing the Spartanll configuration bitstream through the parallel port.
- 3. Load the CPLD with a configuration circuit that will, upon power-up of the XSA Board, load the SpartanII with the bitstream stored in the Flash.

The Flash Programming Interface

Listing 1 and Listing 2 show the VHDL code and pin assignments for the CPLD circuit that connects the Flash to the parallel port. This circuit is simply an interface that allows the PC to read and write the Flash using only four data bits and two control signals. The PC uses this simple interface to control the higher-level Flash programming functions such as erasing the Flash sectors before they are programmed with new data.

The Flash programming circuit performs the following functions:

- It collects six successive nybbles from the parallel port and concatenates these into a 24-bit Flash address.
- It collects two successive nybbles from the parallel port and concatenates these into a byte of Flash data.

- It writes the data into the Flash at the given address and then loops back to await the arrival of another set of address and data nybbles.
- While gathering the nybbles for an address, it also reads the byte of Flash data from the previous loop and passes it to the parallel port in segments of 3, 3 and 2 bits each.

How the VHDL implements these functions is described below.

Lines 10-32 of Listing 1 define the interface for the circuit. It uses six data pins of the parallel port: four for passing data and address nybbles, one for a synchronizing clock to drive the state machine in the CPLD, and one as a reset for the state machine. Three status pins of the parallel port are used to send Flash data back to the PC and to report the current state of the CPLD state machine. The CPLD also interfaces to the address, data, and control pins of the Flash chip and the PROGRAM pin of the SpartanII FPGA.

The eight states of the Flash programming state machine are defined on lines 43-53. Six states are used to gather the 24-bit Flash address in nybble chunks, and then two more states are used to collect the data byte that will be written to the Flash.

Line 63 makes the CPLD pull the Spartanll PROGRAM pin low so it stays in its unconfigured state. This tristates the pins of the Spartanll so it can't interfere with the programming of the Flash chip. Line 64 makes sure the reset of the Flash chip is released so it can be programmed.

Lines 65-67 just rename the parallel port data pins with more understandable names that reflect their underlying functions.

The main process for the Flash programming state machine begins on line 71. Lines 74-81 just set the default values for the outputs from the state machine.

Lines 87-132 implement the six states that concatenate nybbles from the parallel port into a 24-bit address. During each of these states, the nybble from the parallel port is placed into the appropriate slot in the address register. The current state is also reported back to the PC through the parallel port status lines in states load_a20, load_a4, and load_a0. The Flash programming code in the PC uses this information to make sure it is in sync with the state machine.

However, during states load a16, load a12 and load a8 the status lines are used to carry the segments of a data byte from the Flash back to the PC over the parallel port status lines. The location of this data in the Flash is stored in the next addr register in state load a20 (line 92). This address appears on the Flash address lines at the start of state load a16 and persists until the next addr register is written to again. During states load_a16, load a12 and load a8, the Flash chip-enable and output-enable lines are forced low and the upper three bits, middle three bits and lowest two bits of the Flash data byte at the given address are passed through the parallel port (lines 103, 113 and 124, respectively). The Flash programming code in the PC gathers these nybbles and assembles the byte of Flash data.

Lines 133-152 implement the two states that concatenate two data nybbles into a byte of data that is written into the Flash at the address loaded during the previous six states. The actual write occurs in the second half of state load_d0 when the clock is low. this gives the address time to settle from the previous cycle before the write occurs. When the clock goes high to end the write pulse, the state machine transfers to state load_a20. Note that when state load_a20 is first entered, line 90 ensures that the Flash data lines are still carrying the same value as they were in state load_d0. This ensures the data hold time for the Flash.

The process on lines 168-182 updates the state, address, and data registers on the rising clock edge. A reset from the parallel port will clear the data register and send the state machine to the load_a20 state to start another Flash address cycle. Note that the reset will not clear the address register. This allows the PC to read the Flash without writing it by forcing a reset after state load_a0. When the state machine returns to the load_a16, load_a12 and load_a8 states, the PC can read the Flash data at the

address that was loaded during the previous loop. This would not be possible if the address register was cleared by a reset.

The process on lines 186-193 updates the register that drives the Flash address lines. (The connection of this register to the Flash address lines is done on line 195.) The address lines change on the falling clock edge. This ensures the address lines are stable before any potential write operation is initiated on the next rising clock edge.

The Spartanll-Flash Configuration Circuit

Listing 3 and Listing 4 show the VHDL code and pin assignments for the CPLD circuit that configures the SpartanII FPGA with the bitstream programmed into the Flash. This circuit is simply increments an address counter which reads out the next byte of Flash data and strobes it into the SpartanII. When the SpartanII signals that it is completely configured, then the CPLD ceases operations. How the VHDL implements these functions is described below.

Lines 10-37 of Listing 3 define the interface for the circuit. It uses the programmable oscillator on the XSA Board as the main clock. The CPLD also interfaces to the address and control pins of the Flash chip so it can fetch the bytes of the Spartanll configuration bitstream. (It doesn't need to access the Flash data pins since these are already directly connected to the configuration data inputs of the Spartanll chip on the XSA Board.) The CPLD stuffs the bitstream into the Spartanll using the configuration control pins.

Line 55 merely renames the S2_dout pin of the SpartanII to S2_busy since the SpartanII will use this signal to indicate when it is busy storing a byte of configuration data. Line 58 causes the CPLD to output the code onto the mode pins of the SpartanII that place it in the Slave Parallel configuration mode. In this mode, the SpartanII chip accepts bytes of configuration data on the rising edge of the configuration clock as long as its chip-select and write-enable are active.

Lines 62-65 set the Flash control pins so it can output the data bytes of the SpartanII bitstream. The CPLD releases its control of these pins when the SpartanII signals that the configuration process is done (S2 done=HI).

The Flash chip has an access time of 90 ns while the XSA Board oscillator can run as fast as 100 MHz.

Lines 70-77 implement a counter that divides the oscillator frequency by 16 and uses the slower clock to drive the configuration of the SpartanII.

After power is applied to the XSA Board, the SpartanII FPGA needs some time to settle before configuration starts. Lines 81-91 create a power-on timeout counter and a reset signal that is active until the counter reaches zero. Then the reset is removed and the configuration starts. Line 7 of Listing 4 ensures that the timeout counter in the CPLD is initialized to the 11...1 state upon power-up of the XSA Board.

Lines 96-98 use the power-on reset to lower the PROGRAM pin of the SpartanII when the board powers up. The PROGRAM signal is pulled high after the power-on timeout expires and the SpartanII configuration starts.

Lines 102-109 select the SpartanII chip for configuration when the PROGRAM pin is high and the SpartanII is not indicating a configuration error by pulling its INIT pin low. The internal chip-select signal is inverted and drives the SpartanII chip-select and write-enable pins on lines 114-115. The CPLD releases control of these pins when the configuration process is done.

The process on lines 122-131 controls the fetching of configuration data from the Flash. The Flash address register is set to zero while the SpartanlI is held in its reset state with the PROGRAM pin pulled low. After the PROGRAM pin goes high and configuration starts, the Flash address is incremented on every clock cycle as long as the SpartanlI chip is selected and the SpartanlI is not signaling a configuration error (INIT=HI) or that it is busy with a previous byte of configuration data (BUSY=LO). The value in the address counter is passed to the Flash chip address pins on line 135.

After the SpartanII is configured, line 138 passes the clock from the programmable oscillator to the SpartanII for use as a clock waveform by whatever logic is now active in the FPGA.

Listing 1: VHDL code for the Flash programming interface.

1

3

4 5

6 7 8

9 10

11

12

13

14

15

16

17 18

19

33 34 35

36 37

38

39

40

41 42

43

44 45

46

47

48

49

50

51 52

53 54

55

56

57

58

59

60

61 62

63

```
-- XC9500 CPLD design which controls the loading of the XSA Flash
-- with data from the PC parallel port.
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity updnload is
   generic
   (
       ADDR LEN: positive := 18
                                     -- number of address bits for XSA FLASH
   );
   port
   (
       -- parallel port data and status pins
      ppd: in std_logic_vector(5 downto 0); -- data nybble, clk, reset from p
pps: out std_logic_vector(5 downto 3); -- status nybble to parallel port
       ppd: in std logic vector(5 downto 0);
                                                -- data nybble, clk, reset from par. port
       -- Flash data, address, and control pins
      fd: inout std logic vector(7 downto 0); -- data bus to XSA FLASH
       fa: out std logic vector(ADDR LEN-1 downto 0); -- address bus to XSA FLASH
       fceb: out std logic;
                                                 -- chip-enable for XSA FLASH
       foeb: out std logic;
                                                 -- output-enable for XSA FLASH
       fweb: out std logic;
                                                 -- write-enable for XSA FLASH
       frstb: out std logic;
                                                 -- reset for XSA FLASH
       -- spartan2 FPGA pins
       S2 progb: out std logic
                                                 -- spartan2 PROGRAM pin
   );
end updnload;
architecture updnload arch of updnload is
   constant LO : std logic := '0';
   constant HI : std logic := '1';
   constant NO : std logic := '0';
   constant YES: std logic := '1';
   -- states for the state machine that programs the Flash
   type flash state type is
                     -- load address nybble A23-A20
      load a20,
                     -- load address nybble A19-A16, read data nybble D7-D5
      load_a16,
      load_a12,
                     -- load address nybble A12-A15, read data nybble D4-D2
       load a8,
                     -- load address nybble A8-A11, read data nybble D1-D0
       load a4,
                     -- load address nybble A4-A7
       load a0,
                     -- load address nybble A0-A4
       load d4,
                     -- load data nybble D4-D7
                     -- load data nybble D0-D3
       load d0
   );
   signal flash state, next flash state: flash state type;
   signal clk, reset: std logic;
   signal nybble: std logic vector(3 downto 0);
   signal addr, next_addr: std_logic_vector(ADDR_LEN-1 downto 0);
   signal addr reg, next addr reg: std logic vector(23 downto 0);
   signal data_reg, next_data_reg: std_logic_vector(3 downto 0);
begin
   S2 proqb<= LO;
                               -- keep spartan2 in reset state so it doesn't interfere
```

```
64
          frstb <= HI;</pre>
                                      -- remove Flash reset so the chip is enabled
          reset <= not ppd(0); -- Flash prog. state machine reset from D0 of parallel port data clk<= not ppd(1); -- state machine clock from D1 of parallel port data
65
          reset <= not ppd(0);
66
67
          nybble <= ppd(5 downto 2); -- Flash data nybble from parallel port data</pre>
68
69
          -- this process directs the state transitions of the Flash programming
70
71
72
73
74
          -- state machine and sets the control outputs for each state
          process(addr,addr reg,fd,data reg,nybble,ppd,flash state)
             -- the following statements set the default values for the outputs
             foeb <= HI;
                                      -- Flash chip data pin drivers disabled
75
76
77
             fceb <= HI;
                                      -- Flash chip disabled
             fweb <= HI;
                                      -- no write operations to Flash chip
             fd <= (others=>'Z'); -- no data driven into the Flash chip
78
79
             pps <= "111"; -- illegal state reported on status pins
                                     -- Flash address does not change
             next_addr <= addr;</pre>
80
             next addr reg <= addr reg;</pre>
81
             next_data_reg <= data_reg; -- Flash data does not change</pre>
82
83
             -- now use the current state to determine the outputs and the
84
             -- next state for the Flash programming state machine
85
             case flash\_state is
86
87
                 when load a20 \Rightarrow
88
                     -- load Flash address bits A23-A20 and output the
89
                     -- last complete Flash address that was assembled previously
90
                     fd <= data reg & nybble; -- complete data byte written to Flash
                    next_addr_reg(23 downto 20) <= nybble; -- store A23-A20 next_addr <= addr_reg(ADDR_LEN-1 downto 0); -- output last addr
91
92
93
                     pps <= "000";
                                                   -- report current state through parallel port
94
                     next flash state <= load a16; -- go to next state</pre>
95
96
                 when load a16 \Rightarrow
97
                     -- load Flash address bits A19-A16, read the contents
98
                     -- from the previous Flash address, and send the upper
99
                     -- 3 bits of the Flash data back through the parallel port
100
                    next_addr_reg(19 downto 16) <= nybble; -- store A19-A16</pre>
101
                    fceb <= LO;
                                                     -- enable Flash
102
                     foeb <= LO;
                                                     -- read Flash
103
                     pps <= fd(7 downto 5);
                                                    -- send upper 3 data bits back to PC
104
                     next flash state <= load a12; -- go to next state
105
106
                 when load a12 =>
107
                    -- load Flash address bits A15-A12, read the contents
108
                     -- from the previous Flash address, and send the middle
109
                     -- three bits of the Flash data back through the parallel port
110
                    next addr reg(15 downto 12) <= nybble; -- store A15-A12</pre>
111
                    fceb <= LO;
                                                     -- enable Flash
112
                    foeb <= LO;
                                                    -- read Flash
113
                     pps <= fd(4 downto 2);</pre>
                                                    -- send middle 3 data bits back to PC
114
                     next flash state <= load a8; -- go to next state</pre>
115
116
                 when load a8 =>
117
                     -- load Flash address bits A11-A8
118
                     -- load Flash address bits A11-A8, read the contents
119
                     -- from the previous Flash address, and send the lowest
120
                     -- two bits of the Flash data back through the parallel port
121
                     next addr reg(11 downto 8) <= nybble; -- store A11-A8</pre>
122
                     fceb <= LO;
                                                     -- enable Flash
123
                     foeb <= LO;
                                                    -- read Flash
124
                     pps <= "0" & fd(1 downto 0); -- send lowest 2 data bits back to PC
125
                    next flash state <= load a4; -- go to next state
126
127
                 when load a4 \Rightarrow
128
                     -- load Flash address bits A7-A4
```

```
129
                    next addr reg(7 downto 4)
                                                <= nybble; -- store A7-A4
130
                    pps <= "001";
                                                    -- report current state through parallel port
131
                    next flash state <= load a0; -- go to next state</pre>
132
133
                 when load a0 =>
134
                    -- load Flash address bits A3-A0
135
                    next addr reg(3 downto 0) <= nybble; -- store A3-A0</pre>
                    pps <= "010";
136
                                                   -- report current state through parallel port
137
                    next_flash_state <= load_d4; -- go to next state</pre>
138
139
                 when load d4 =>
140
                    -- output the assembled address to the Flash and load the
141
                    -- upper nybble of data that will be written to the Flash
142
                    next addr <= addr reg(ADDR LEN-1 downto 0); -- output complete addr</pre>
143
                                                   -- enable the Flash
                    fceb <= LO;
144
                    next_data_reg <= nybble;</pre>
                                                   -- store upper data nybble from par port
145
                    fd <= data_reg & nybble;</pre>
                                                   -- output data to the Flash
                                                   -- report current state through parallel port
146
                    pps <= "011";
147
                    next flash state <= load d0; -- go to the next state
148
149
                 when load d0 =>
150
                    -- now get the lower nybble of data from the parallel port
151
                    -- and write the complete byte to the Flash during the
152
                    -- second half of the clock phase
153
                    fceb <= LO;
                                                   -- keep the Flash enabled
154
                    fweb <= clk;
                                                    -- write goes low during second half of clock cycle
155
                    fd <= data reg & nybble;
                                                   -- complete data byte written to Flash
156
                    pps <= "100";
                                                   -- report current state through parallel port
157
                    next flash state <= load a20; -- go back to the start
158
159
                 when others =>
160
                    -- return the state machine to the initial state if it
161
                    -- ever gets into an erroneous state
162
                    next flash state <= load a20;</pre>
163
164
             end case;
165
          end process;
166
167
          -- update the programming machine state and other registers
168
          process (reset, clk)
169
          begin
170
             if (reset=HI) then
171
                 -- asynchronous reset sets state machine to initial state
172
                 -- and clears data register
173
                 flash state <= load a20;</pre>
174
                 data reg <= (others=>'0');
175
176
             elsif (clk'event and clk=HI) then
177
                 -- update the machine state and other registers on rising clock edge
178
                flash state <= next flash state;</pre>
179
                addr_reg <= next_addr_reg;</pre>
180
                 data reg <= next data reg;
181
             end if:
182
          end process;
183
184
          -- output Flash addresses one-half cycle early. This gives the Flash
185
          -- address time to settle and activate the appropriate location for writing.
186
          process(clk)
187
          begin
188
             -- change Flash address during the second half of the clock cycle
189
             -- before the machine changes states
190
             if (clk'event and clk=LO) then
191
                addr <= next addr;
192
             end if;
193
          end process;
```

XSA Flash Programming and Spartanll Configuration

```
194
195 fa <= addr; -- output address to the Flash chip
196
197 end updnload_arch;
```

Listing 2: Pin assignments for the Flash programming interface.

```
1
 2
     # pin assignments for the XC9572XL CPLD chip on the XSA Board
 3
 4
 5
     # Spartan2 FPGA connections to CPLD
 6
     # net S2_clk
                   loc=p42;
7
                       loc=p13;
     # net S2 tck
 8
                       loc=p18;
     # net S2 dout
9
     # net S2 din
                       loc=p2;
10
     # net S2 wrb
                       loc=p19;
     # net S2 csb
11
                       loc=p15;
     # net S2_initb
12
                       loc=p38;
     # net S2_done
13
                       loc=p40;
14
    net S2 progb
                       loc=p39;
15
     # net S2 cclk
                       loc=p16;
16
     # net S2 m<0>
                       loc=p36;
17
     # net S2 d<0>
                       loc=p2;
18
     # net S2 d<1>
                       loc=p4;
19
     # net S2_d<2>
                       loc=p5;
     # net S2_d<3>
20
                       loc=p6;
21
     # net S2 d<4>
                       loc=p7;
22
     # net S2 d<5>
                       loc=p8;
23
     # net S2 d<6>
                       loc=p9;
24
     # net S2 d<7>
                       loc=p10;
25
26
     # Flash RAM
27
                       loc=p2;
     net fd<0>
28
     net fd<1>
                       loc=p4;
29
     net fd<2>
                       loc=p5;
30
    net fd<3>
                       loc=p6;
31
    net fd<4>
                       loc=p7;
32
    net fd<5>
                       loc=p8;
33
     net fd<6>
                       loc=p9;
34
    net fd<7>
                       loc=p10;
35
    net fa<0>
                       loc=p1;
36
     net fa<1>
                       loc=p64;
37
                       loc=p63;
    net fa<2>
38
    net fa<3>
                       loc=p62;
39
    net fa<4>
                       loc=p61;
40
    net fa<5>
                       loc=p60;
41
    net fa<6>
                       loc=p59;
42
    net fa<7>
                       loc=p58;
43
    net fa<8>
                       loc=p45;
44
    net fa<9>
                       loc=p44;
45
    net fa<10>
                       loc=p57;
46
                       loc=p43;
     net fa<11>
     net fa<12>
47
                       loc=p56;
    net fa<13>
48
                       loc=p46;
49
    net fa<14>
                       loc=p47;
50
     net fa<15>
                       loc=p52;
51
     net fa<16>
                       loc=p51;
52
     net fa<17>
                       loc=p48;
53
     net frstb
                        loc=p50; # Flash reset
     net foeb
                       loc=p12; # Flash output-enable
54
55
                       loc=p49; # Flash write-enable
     net fweb
56
     net fceb
                 loc=p11; # Flash chip-enable
57
```

XSA Flash Programming and SpartanlI Configuration

```
58
     # DIP and pushbutton switches
     # net dipsw<1> loc=p47;
# net dipsw<2> loc=p52;
# net dipsw<3> loc=p51;
59
60
61
62
     # net dipsw<4> loc=p48;
63
64
     # 7-segment LEDs
65
     # net s<0>
                        loc=p10;
66
     # net s<1>
                        loc=p2;
67
     # net s<2>
                       loc=p9;
68
     # net s<3>
                       loc=p8;
69
     # net s<4>
                       loc=p5;
70
     # net s<5>
                       loc=p7;
71
     # net s<6>
                       loc=p6;
72
     # net dp
                        loc=p4;
73
74
     # programmable oscillator
75
     # net clk
                 loc=p17;
76
77
     # parallel port
78
     net ppd<0>
                        loc=p33;
79
     net ppd<1>
                        loc=p32;
80
     net ppd<2>
                        loc=p31;
81
     net ppd<3>
                        loc=p27;
82
     net ppd<4>
                        loc=p25;
83
     net ppd<5>
                        loc=p24;
84
     # net ppd<6>
                       loc=p23;
85
     # net ppd<7>
                       loc=p22;
86
     net pps<3>
                        loc=p34;
87
     net pps<4>
                        loc=p20;
88
                        loc=p35;
     net pps<5>
```

Listing 3: VHDL code for the Spartanll-Flash configuration circuit.

```
1
 2
     -- XC9500 CPLD design which controls the configuration of the XSA Spartan2
 3
     -- with data from the Flash chip.
 4
 5
6
7
8
9
     library ieee;
     use ieee.std logic 1164.all;
     use ieee.std logic unsigned.all;
10
     entity config is
11
         generic
12
13
            ADDR LEN: positive := 18
                                               -- number of Flash address bits
14
         );
15
         port
16
17
18
         (
            clk
                 : in std logic;
                                               -- clock from DS1075 prog. osc.
19
            -- Flash address and control pins
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
                  : out std logic vector(ADDR LEN-1 downto 0); -- Flash address
                   : out std logic;
                                              -- Flash chip-enable
            fceb
            foeb : out std logic;
                                               -- Flash output-enable
            fweb : out std logic;
                                               -- Flash write-enable
            frstb : out std_logic;
                                               -- Flash reset
            -- Spartan2 configuration pins
            S2 clk
                    : out std logic;
                                               -- Spartan2 global clock input
            S2 progb : out std logic;
                                               -- Spartan2 PROGRAM pin
                                               -- Spartan2 config clock
                         : out std logic;
            S2_cclk
            S2_csb
                      : out std logic;
                                               -- Spartan2 config chip-select
                                               -- Spartan2 config write-enable
            S2_wrb
                      : out std_logic;
            S2_initb : in std_logic;
                                               -- Spartan2 config init status
            S2_dout
S2_done
                      : in std_logic;
                                               -- Spartan2 config busy status
                                             -- Spartan2 config done status
                          : in std logic;
            \rm S2_m
                          : out std logic vector(0 downto 0) -- Spartan2 config. mode pins
         );
     end config;
39
     architecture config_arch of config is
40
         constant LO
                        : std logic := '0';
41
                          : std_logic := '1';
         constant HI
42
         constant FLOAT : std logic := 'Z';
43
44
45
         signal clk cnt
                                : std logic vector(3 downto 0);
                                : std_logic;
         signal cclk
46
         signal programb, cs
                                 : std_logic;
47
         signal addr, next_addr : std_logic_vector(ADDR_LEN-1 downto 0);
48
                                 : std_logic;
: std_logic_vector(19 downto 0);
         signal poweron reset
49
         signal poweron cnt
50
51
                                 : std logic;
         signal S2 busy
                                 : std logic;
         signal button progb
52
53
54
         component pullup port(0: out std_logic); end component;
55
         S2 busy <= S2 dout;
                              -- give this signal a better name
56
57
         -- set Spartan2 mode to Slave Parallel so it can be configured from Flash
58
                  <= "0";
         S2 m
59
60
         -- Flash is enabled for reading while Spartan2 is not yet configured
61
         -- and then the Flash pins float when configuration is done
62
                   <= LO when (S2 done=LO) else FLOAT;
```

```
63
          fceb
                    <= LO when (S2 done=LO) else FLOAT;
64
                    <= HI when (S2 done=LO) else FLOAT; -- disable Flash writes
          fweb
65
          frstb
                    <= HT:
                                                          -- remove Flash reset
66
67
          -- generate configuration clock for Spartan2 from the XSA clock.
68
          -- The XSA clock could be as much as 100 MHz, so divide by 16
69
          -- to exceed the access time of the Flash.
70
71
72
73
74
75
76
77
78
          process(clk)
          begin
             if(clk'event and clk=HI) then
                clk cnt <= clk cnt + 1;</pre>
             end if;
          end process;
          cclk <= clk cnt(3); -- internal configuration clock</pre>
                  <= cclk;
          S2 cclk
                                 -- also send config. clock to Spartan2
79
          -- Apply reset when the power to the XSA Board is first applied.
80
          -- Remove the power-on reset after the counter reaches 0.
81
          process (cclk)
82
          begin
83
             if (cclk'event and cclk=HI) then
84
                 if (poweron cnt = 0) then
85
                    poweron_reset <= LO;-- remove reset when timeout expires</pre>
86
                 else
87
                    poweron cnt <= poweron cnt - 1;
88
                    poweron reset <= HI;
89
                 end if;
90
             end if;
91
          end process;
92
93
          -- initiate Spartan2 configuration by lowering the /PROGRAM pin
94
          -- during the initial power-on reset and then raising it when
95
          -- the power-on timeout expires and the manual program control is high
96
          programb <= not(poweron reset);</pre>
97
          u0: pullup port map(O=>S2_progb); -- place a pullup on the Spartan2 PROGRAM pin
98
          S2 progb <= LO when programb=LO else 'Z'; -- programming pulse comes from parallel port
99
100
          -- Select the Spartan2 for configuration as long as the /PROGRAM pin
101
          -- is not held low and the INIT pin is not low.
102
          process (cclk, programb)
103
          begin
104
             if(programb = LO) then
105
                 cs <= LO;
106
             elsif(cclk'event and cclk=HI) then
107
                cs <= S2 initb;
108
             end if;
109
          end process;
110
111
          -- Select the Spartan2 for configuration by lowering its chip-select
112
          -- and write inputs when the internal chip-select is high. Then
113
          -- float these pins after the Spartan2 configuration is done.
114
          S2_csb <= not(cs) when (S2_done=LO) else FLOAT;
115
          S2 wrb <= not(cs)
                              when (S2_done=LO) else FLOAT;
116
117
          -- increment the Flash address so the next byte of configuration
118
          -- data is presented to the Spartan2. Stop incrementing if the
119
          -- Spartan2 is not selected, signals a config. error (INIT=0), or
120
          -- is busy. Reset the address counter to zero whenever the
121
          -- /PROGRAM pin goes low and a new configuration sequence begins.
122
          process (cclk)
123
          begin
124
             if(cclk'event and cclk=HI) then
125
                 if((cs=HI) and (S2 initb=HI) and (S2 busy=LO)) then
126
                    addr <= addr + 1;
127
                 elsif(programb = LO) then
```

XSA Flash Programming and SpartanlI Configuration

```
128
                    addr <= (others=>LO);
129
                 end if;
130
             end if;
131
          end process;
132
133
          -- pass the Flash address out to the Flash chip. Float the address
134
          -- lines once configuration is done.
135
          fa <= addr when (S2_done=LO) else (others=>FLOAT);
136
137
138
          -- pass the clock from the DS1075 to the Spartan2 after it is configured
          S2_clk <= clk when (S2_done=HI) else FLOAT;
139
140
      end config_arch;
```

Listing 4: Pin assignments for the Spartanll-Flash configuration circuit.

```
1
 2
      \mbox{\#} pin assignments for the XC9572XL CPLD chip on the XSA Board
 <del>-</del>3
 4
 5
      # set all the bits in the initial state of the power-on
 6
      # counter so we get the maximum timeout interval
 7
     inst poweron cnt reg<*> INIT=S;
 8
9
      # Spartan2 FPGA connections to CPLD
10
     net S2 clk
                       loc=p42;
11
      # net S2 tck
                       loc=p13;
12
     net S2 dout
                       loc=p18;
13
      # net S2 din
                       loc=p2;
14
     net S2 wrb
                       loc=p19;
15
     net S2_csb
                       loc=p15;
16
     net S2_initb
                       loc=p38;
17
     net S2_done
                       loc=p40;
     net S2_progb
net S2_cclk
18
                       loc=p39;
19
                       loc=p16;
20
     net S2^{-}m<0>
                       loc=p36;
21
      # net S2 d<0>
                       loc=p2;
22
      # net S2 d<1>
                       loc=p4;
23
     # net S2 d<2>
                       loc=p5;
24
25
      # net S2 d<3>
                       loc=p6;
     # net S2 d<4>
                       loc=p7;
26
27
      # net S2 d<5>
                       loc=p8;
      # net S2 d<6>
                       loc=p9;
28
      # net S2 d<7>
                       loc=p10;
29
30
     # Flash RAM
31
     # net fd<0>
                       loc=p2;
32
     # net fd<1>
                       loc=p4;
33
     # net fd<2>
                       loc=p5;
34
     # net fd<3>
                       loc=p6;
35
     # net fd<4>
                       loc=p7;
36
     # net fd<5>
                       loc=p8;
37
     # net fd<6>
                       loc=p9;
38
     # net fd<7>
                       loc=p10;
39
     net fa<0>
                       loc=p1;
40
     net fa<1>
                       loc=p64;
41
     net fa<2>
                       loc=p63;
42
     net fa<3>
                       loc=p62;
43
     net fa<4>
                       loc=p61;
44
     net fa<5>
                       loc=p60;
45
     net fa<6>
                       loc=p59;
46
     net fa<7>
                       loc=p58;
47
     net fa<8>
                       loc=p45;
48
     net fa<9>
                       loc=p44;
49
     net fa<10>
                       loc=p57;
50
     net fa<11>
                       loc=p43;
51
     net fa<12>
                       loc=p56;
52
     net fa<13>
                       loc=p46;
53
     net fa<14>
                       loc=p47;
54
     net fa<15>
                       loc=p52;
55
     net fa<16>
                       loc=p51;
56
     net fa<17>
                       loc=p48;
57
     net frstb
                       loc=p50;
                                  # Flash reset
58
                                 # Flash output-enable
     net foeb
                       loc=p12;
59
     net fweb
                       loc=p49;
                                 # Flash write-enable
60
     net fceb
                       loc=p11;
                                 # Flash chip-enable
61
62
     # DIP and pushbutton switches
63
      # net dipsw<1>
                       loc=p47;
```

XSA Flash Programming and SpartanII Configuration

```
64
     # net dipsw<2>
                     loc=p52;
65
     # net dipsw<3> loc=p51;
66
     # net dipsw<4> loc=p48;
67
68
     # 7-segment LEDs
69
     # net s<0>
                      loc=p10;
70
     # net s<1>
                      loc=p2;
71
     # net s<2>
                     loc=p9;
72
                    loc=p8;
     # net s<3>
73
74
     # net s<4>
                    loc=p5;
     # net s<5>
                      loc=p7;
75
     # net s<6>
                      loc=p6;
76
     # net dp
                      loc=p4;
77
78
     # programmable oscillator
79
     net clk
                     loc=p17;
80
81
     # parallel port
82
     # net ppd<0>
                     loc=p33;
83
                      loc=p32;
     # net ppd<1>
84
                    loc=p31;
     # net ppd<2>
85
     # net ppd<3>
                   loc=p27;
86
                    loc=p25;
     # net ppd<4>
87
     # net ppd<5>
                      loc=p24;
88
     # net ppd<6>
                      loc=p23;
89
     # net ppd<7>
                      loc=p22;
90
                      loc=p34;
     # net pps<3>
91
     # net pps<4>
                      loc=p20;
92
     # net pps<5>
                      loc=p35;
```