XS40 Pin	Connects to	Description
25	S0, BLUE0	These pins drive the individual segments of the LED display
26	S1, BLUE1	(S0-S6 and DP). They also drive the color and horizontal
24	S2, GREEN0	sync signals for a VGA monitor
20	S3, GREEN1	
23	S4, RED0	
18	S5, RED1	
19	S6, HSYNCB	
13	CLK	An input driven by the 12 MHz oscillator.
44	PC_D0	These pins are driven by the data output pins of the PC
45		parallel port. Clocking signals can only be reliably applied
40		through pins 44 and 45 since these have additional hysterisis
47	PC_D3	circuitry. Pins 32 and 34 are mode signals for the FPGA so
49	PC D5	you must adjust your design to account for the way that the
32	PC D6	Foundation tools handle these pins
34	PC_D7	
37	XTAL1	Pin that drives the uC clock input
36	RST	Pin that drives the uC reset input
29	ALEB	Pin that monitors the uC address latch enable
14	PSENB	Pin that monitors the uC program store enable
7	P1.0	These pins connect to the pins of Port 1 of the UC. Some of
8	P1.1	the pine are also connected to the status input pins of the PC
9	P1.2	narallel part. Din 67 drives the vertical sync signal for a VCA
6	P1.3	monitor
77	P1.4, PC_S4	monitor.
70	P1.5, PC_S3	
66	P1.6, PC_S5	
67	P1.7, VSYNCB	These pine comparts to some of the pine of Dart 2 of the UC
69	P3.1(TXD), PC_S6	These pins connect to some of the pins of Poil 3 of the uc.
68	P3.4(T0)	indicated in parentheses. Pin 62 connects to the data write
62	P3.6(WRB), WEB	pin of the uC and the write-enable pin of the RAM. Pin 69
27	P3.7(RDB)	connects to a status input pin of the PC parallel port.
41	P0.0(AD0), D0	These pins connect to Port 0 of the uC which is also a
40	P0.1(AD1), D1	multiplexed address/data port. These pins also connect to
38	P0.2(AD2), D2	the data pins of the RAM.
35	P0.3(AD3), D3	
81	P0.5(AD5), D5	
80	P0.6(AD6), D6	
10	P0.7(AD7), D7	
59	P2.0(A8), A8	These pins connect to Port 2 of the uC which also outputs the
57	P2.0(A9), A9	upper address byte. These pins also connect to the 7 upper
51	P2.0(A10), A10	address bits of the RAM
56	P2.0(A11), A11	
50	P2.0(A12), A12	
58	P2.0(A13), A13	
28	P2.0(A14), A14	
3	A0	These pips drive the 8 lower address hits of the RAM
4	A1	
5	A2	
78	A3	
79	A4	
82	A5	
83	A6	
61		Din that drives the PAM output enable
01 67		Fin that drives the RAW obje or able
00		Fin and anives the RAWI Chip enable.
75	PU_3/	Fin that unives a status input pin of the PC parallel port.

