

A

XSA Pin Connections

The following tables list the pin numbers of the Spartan-II FPGA and the XC9572XL CPLD along with the pins of the other chips that they connect to on the XSA Board. The columns of the table are arranged as follows:

Column 1 lists the Spartan-II FPGA pin. It is left blank if there is no connection to the FPGA for this function. Pins marked with * are useable as general-purpose I/O through the prototyping header; pins marked with ** can be used as general-purpose I/O only if the CPLD interface is reprogrammed as [described previously](#); pins with no marking cannot be used as general-purpose I/O at all.

Column 2 lists the XC9572XL CPLD pin. It is left blank if there is no connection to the CPLD for this function.

Column 3 lists the pins of other devices on the XSA Board that are connected to the associated FPGA and/or CPLD pin.

Column 4 lists the pin of the XSA prototyping header that is connected to the associated FPGA and/or CPLD pin.

Columns 5–7 list the pins of devices on the Xstend Board that will connect to the FPGA and/or CPLD when the XSA Board is inserted into an Xstend Board.


FPGA	CPLD	XSA Function	Proto. Pin	XSTend Functions		
1		+3.3V	54	+3.3V		
2	13	SPARTAN-TCK	16			Xchecker-TCK
3		SDRAM-A7				
4		SDRAM-A1				
5		SDRAM-A6				
6		SDRAM-A2				
7		SDRAM-A5				
8		GND	52	GND		
9		+2.5V	22			
10		SDRAM-A3				
11		SDRAM-A4				
12*		VGA-RED0	27			
13*		VGA-RED1	28	RAM-A15	RLED-/DP	
15*		SPARTAN-GCK3	31			
18*		SPARTAN-GCK2	1			
19*		VGA-GREEN0	29			
20*		VGA-GREEN1	32			Xchecker-RT
21*		VGA-BLUE0	33			
22*		VGA-BLUE1	34			
23*		VGA-/HSYNC	36			
26*		VGA-/VSYNC	37		Pushbutton-/RESET	
27*	62	FLASH-A3	50	RAM-A12	RLED-/S4	
28*	63	FLASH-A2, *PARPORT-S5	51	RAM-A10	RLED-/S2	
29*	64	FLASH-A1, *PARPORT-S4	56	RAM-A11	RLED-/S3	
30*	19	SPARTAN-/WRITE	69	PS2/DATA	DIPSW8	
31*	15	SPARTAN-CS	68	PS2/CLK		
32	15*	SPARTAN-TDI	15			Xchecker-TDI
34	19*	SPARTAN-TDO	30			Xchecker-RD
37	16	SPARTAN-CCLK	73			Xchecker-CCLK
38*	18	SPARTAN-DOOUT/BSY	45			
39*	2	FLASH-D0,DIN/D0,LED-S1	71			Xchecker-DIN
40*	1	FLASH-A0, *PARPORT-S3	57	RAM-A9	RLED-/S1	
41*	11	FLASH-/CE	65	RAM-/CE		
42**	57	FLASH-A10, *PARPORT-D2	58	RAM-A13	RLED-/S5	
43**	12	FLASH-/OE, *PARPORT-D7	61	RAM-/OE		
44*	4	FLASH-D1,LED-DP	40	RAM-D1	BARLED-2	
46*	5	FLASH-D2,LED-S4	39	RAM-D2	BARLED-3	
47**	43	FLASH-A11, *PARPORT-D3	59	RAM-A8	RLED-/S0	
48**	44	FLASH-A9, *PARPORT-D1	60	RAM-A14	RLED-/S6	
49*	6	FLASH-D3,LED-S6	38	RAM-D3	BARLED-4	
50**	45	FLASH-A8, *PARPORT-D0	78	RAM-A3	LLED-/S3	
51**	46	FLASH-A13, *PARPORT-D5	79	RAM-A4	LLED-/S4	
54*	47	FLASH-A14,DIPSW1A	82	RAM-A5	LLED-/S5	
56*	48	FLASH-A17,DIPSW1D	83	RAM-A6	LLED-/S6	
57*	7	FLASH-D4,LED-S5	35	RAM-D4	BARLED-5	
58**	49	FLASH-/WE, *PARPORT-D6	62	RAM-WE		
59*	50	FLASH-/RESET	66	CODEC-LRCK	DIPSW7	
60*	8	FLASH-D5,LED-S3	80	RAM-D6	BARLED-7	
62*	9	FLASH-D6,LED-S2	81	RAM-D5	BARLED-6	
63*	51	FLASH-A16,DIPSW1C	84	RAM-A7	LLED-/DP	
64*	52	FLASH-A15,DIPSW1B	3	RAM-A0	LLED-/S0	
65**	56	FLASH-A12, *PARPORT-D4	4	RAM-A1	LLED-/S1	
66*	58	FLASH-A7	5	RAM-A2	LLED-/S2	
67*	10	FLASH-D7,LED-S0	10	RAM-D7	BARLED-8	
68*	38	SPARTAN-/INIT	41	RAM-D0	BARLED-1	Xchecker-INIT
69	39	SPARTAN-/PROGRAM	55	Pushbutton-/PROGRAM		Xchecker-PROG
72	40	SPARTAN-DONE	53			Xchecker-DONE
74*	61	FLASH-A4	70	CODEC-SDIN	DIPSW6	
75*	60	FLASH-A5	77	CODEC-SCLK	DIPSW5	
76*	59	FLASH-A6	6	CODEC-SDOUT	DIPSW4	
77*			9	CODEC-MCLK	DIPSW3	Xchecker-CLKO
78*		PARPORT-S6	67	VGA-/VSYNC	Pushbutton-/SPARE	
79*			7	RAM-/LCE	DIPSW1	Xchecker-TRIG

FPGA	CPLD	XSA Function	Proto. Pin	XSTend Functions		
80*			8	RAM-/RCE	DIPSW2	Xchecker-RST
83*			18	VGA-RED1		
84*			19	VGA-/HSYNC		
85*			20	VGA-GREEN1		
86*			23	VGA-RED0		
87*			24	VGA-GREEN0		
88	42	MASTER_CLK	13	MASTER_CLK		Xchecker-CLKI
91		SDRAM-CLK				
93*		PS2-DATA,PUSHBUTTON	25	VGA-BLUE0		
94*		PS2-CLK	26	VGA-BLUE1		
95		SDRAM-Q0				
96		SDRAM-Q15				
99		SDRAM-Q1				
100		SDRAM-Q14				
101		SDRAM-Q2				
102		SDRAM-Q13				
103		SDRAM-Q3				
106		SPARTAN-M2	12			
109	36	SPARTAN-M0	14			
111		SPARTAN-M1	21			
112		SDRAM-Q12				
113		SDRAM-Q4				
114		SDRAM-Q11				
115		SDRAM-Q5				
116		SDRAM-Q10				
117		SDRAM-Q6				
118		SDRAM-Q9				
120		SDRAM-Q7				
121		SDRAM-Q8				
122		SDRAM-QML				
123		SDRAM-/WE				
124		SDRAM-QMH				
126		SDRAM-/CAS				
129		SDRAM-CLK				
130		SDRAM-/RAS				
131		SDRAM-CKE				
132		SDRAM-/CS				
133		SDRAM-A12				
134		SDRAM-BA0				
136		SDRAM-A11				
137		SDRAM-BA1				
138		SDRAM-A9				
139		SDRAM-A10				
140		SDRAM-A8				
141		SDRAM-A0				
142	18*	SPARTAN-TMS	17			Xchecker-TMS
	30	PARPORT-C1,CPLD-TCK				
	29	PARPORT-C2,CPLD-TMS				
	28	PARPORT-C3,CPLD-TDI				
	33	PARPORT-D0				
	32	PARPORT-D1				
	31	PARPORT-D2				
	27	PARPORT-D3				
	25	PARPORT-D4				
	24	PARPORT-D5				
	23	PARPORT-D6				
	22	PARPORT-D7				
	34	PARPORT-S3				
	20	PARPORT-S4				
	35	PARPORT-S5				
	53	PARPORT-S7,CPLD-TDO				
	17	PROG-OSC				
			64	Osc-In		




XSA Schematics


The following pages show the detailed schematics for the XSA Board.



COMPANY: XESS Corporation		
TITLE: XSA Board Spartan FPGA		
DRAWN:	DATED:	REV: V1.2
RELEASED:	DATED:	SHEET: OF




COMPANY: XESS Corporation		
TITLE: XSA Board CPLD Interface		
DRAWN:	DATED:	REV: V1.2
RELEASED:	DATED:	SHEET: OF




XCBUS[001:144]


COMPANY: XESS Corporation		
TITLE: XSA Board Flash RAM		
DRAWN:	DATED:	REV: V1.2
RELEASED:	DATED:	SHEET: OF




COMPANY: XESS Corporation		
TITLE: XSA Board Sync. DRAM		
DRAWN:	DATED:	REV: V1.2
RELEASED:	DATED:	SHEET: OF




COMPANY: XESS Corporation		
TITLE: XSA Board PS/2 Port, VGA Port, LED		
DRAWN:	DATED:	REV: V1.2
RELEASED:	DATED:	SHEET: OF




COMPANY: XESS Corporation		
TITLE: XSA Board Programmable Oscillator		
DRAWN:	DATED:	REV: V1.2
RELEASED:	DATED:	SHEET: OF



COMPANY: XESS Corporation		
TITLE: XSA Board Regulated Power Supplies		
DRAWN:	DATED:	REV: V1.2
RELEASED:	DATED:	SHEET: OF



COMPANY: XESS Corporation		
TITLE: XSA Board Parallel Port Interface		
DRAWN:	DATED:	REV: V1.2
RELEASED:	DATED:	SHEET: OF



COMPANY: XESS Corporation		
TITLE: XSA Board Prototyping Header		
DRAWN:	DATED:	REV: V1.2
RELEASED:	DATED:	SHEET: OF

A

XSB Pin Connections

The following tables list the pin numbers of the FPGA and CPLD along with the pin names of the other chips that they connect to. These connections correspond with the pin assignments in the user-constraint files FPGA.UCF and CPLD.UCF.


Connections Between the CPLD and Other XSB Board Components

CPLD Pin	CPLD Pin Function	Net Name	FPGA Pin	Parallel Port	Flash	SRAM	SDRAM	Stereo Codec	Ether-net	USB	IDE Intfc.	Cmpct. Flash	Switch Button	LEDs	JP7	Prog. Osc.
1		PB-A0	83		A0	A0	A0		SA0	FIFOADR0	DA0	A00		BAR1	23	
2		PB-D0	153		D0	D0	D0	CCLK	D0	FD0	DD0	D00		LEFT-A	7	
3	VCCINT															
4		PB-D1	145		D1	D1	D1	CDTI	D1	FD1	DD1	D01		LEFT-B	8	
5		PB-D2	141		D2	D2	D2	CDTO	D2	FD2	DD2	D02		LEFT-C	9	
6		PB-D3	135		D3	D3	D3		D3	FD3	DD3	D03		LEFT-D	10	
7		PB-D4	126		D4	D4	D4		D4	FD4	DD4	D04		LEFT-E	11	
8		PB-D5	120		D5	D5	D5		D5	FD5	DD5	D05		LEFT-F	12	
9		PB-D6	116		D6	D6	D6		D6	FD6	DD6	D06		LEFT-G	13	
10		PB-D7	108		D7	D7	D7		D7	FD7	DD7	D07		LEFT-DP	14	
11		FLASH-CE#	57		CE#											
12		PB-OE#	125		OE#	OE#	OE#		IORD#	SLOE			OE#/OE#/ATA_SEL#		3	
13		FPGA-TCK	207													
14	GND															
15	GCK1	FPGA-CS#TDI	159													
16	GCK2	FPGA-CS#TDI	160													
17	GCK3	FPGA-CCLK	155													
18		CPLD-CLK														XBUF
19		FPGA-BSY/DOUT/TMS	2													
20		FPGA-BSY/DOUT/TMS	154													
21		FPGA-WRITE#TDO	157													
22		FPGA-WRITE#TDO	161													
23		PP-S4		S4												
24	GND															
25		PP-D7	22		D7											
26		PP-D6	23		D6											
27		PP-D5	24		D5											
28		PP-D4	25		D4											
29	VCCIO															
30		PP-D3	27		D3											
31		PP-C3	28		C3											
32		PP-C2	29		C2											
33		PP-C1#	30		C1#											
34		PP-D2	31		D2											
35		PP-D1	32		D1											
36		PP-D0	33		D0											
37		PP-S3	34		S3											
38		PP-S5	35		S5											
39		FPGA-M0	52													
40	VCCINT															
41		FPGA-INIT#	107													
42		FPGA-PROGRAM#	106													
43		FPGA-DONE	104										S7			
44	GND															
45		PB-A18	121		A18					SLRD	DIOR#	IORD#	S5-7		41	
46		PB-A11	109		A11	A11	A11						S4		34	
47		PB-A9	101		A9	A9	A9		SA9			A09	S2		32	
48		PB-A8	100		A8	A8	A8		SA8			A08	S1		31	
49		PB-A13	111		A13	A13	BA0						S5-2		36	
50		PB-A14	112		A14	A14	BA1						S5-3		37	
51		PB-A17	115		A17	A17	BA1			PKTEND		REG#	S5-6		40	
52		PB-WE#	123		WE#	WE#	WE#		IORW#			WE#			4	
53		PB-A19	122		A19	A16				SLWR	DIOW#	IORW#	S5-8		42	
54		PB-A16	114		A16	A16							S5-3		39	
55		PB-A15	113		A15	A15							S5-4		38	
56	TDO			S7#												
57	GND															
58	VCCIO															
59		PB-A12	110		A12	A12	A12						S5-1		35	
60		PB-A10	102		A10	A10	A10					A10	S3		33	
61		PB-A7	94		A7	A7	A7		SA7			A07		BAR8	30	
62		PB-A6	93		A6	A6	A6		SA6			A06		BAR7	29	
63		PB-A5	89		A5	A5	A5		SA5			A05		BAR6	28	
64		PB-A4	88		A4	A4	A4		SA4			A04		BAR5	27	
65		PB-A3	87		A3	A3	A3		SA3			A03		BAR4	26	
66		PB-A2	86		A2	A2	A2		SA2	FIFOADR2	DA2	A02		BAR3	25	
67		PB-A1	84		A1	A1	A1		SA1	FIFOADR1	DA1	A01		BAR2	24	



XSB Schematics

The following pages show the detailed schematics for the XSB Board.



CPLD and Parallel Port Interface


TITLE: XSB-S2E

Document Number:


REV:

Date: 8/07/2003 10:05:00a


Sheet: 2/16



Stereo Audio Codec	
TITLE: XSB-S2E	
Document Number:	
REV:	
Date: 8/07/2003 10:05:00a	Sheet: 3/16




Flash and Static RAMs	
TITLE: XSB-S2E	
Document Number:	REV:
Date: 8/07/2003 10:05:00a	Sheet: 4/16



Ethernet Interface
 TITLE: XSB-S2E
 Document Number:
 Date: 8/07/2003 10:05:00a
 Sheet: 5/16

REV:



Synchronous DRAM


TITLE: XSB-S2E

Document Number:


REV:



Date: 8/07/2003 10:05:00a

Sheet: 6/16



Composite/S-Video Decoder and ADC
 TITLE: XSB-S2E
 Document Number:
 Date: 8/07/2003 10:05:00a
 Sheet: 7/16





VGA Video Output



TITLE: XSB-S2E

Document Number:


REV:

Date: 8/07/2003 10:05:00a

Sheet: 8/16



LEDs, Buttons and DIP Switch	
TITLE: XSB-S2E	
Document Number:	REV:
Date: 8/07/2003 10:05:00a	Sheet: 9/16



RS-232 Serial Interface



TITLE: XSB-S2E

Document Number:

REV:

Date: 8/07/2003 10:05:00a



Sheet: 10/16



USB 2.0 Interface	
TITLE: XSB-S2E	
Document Number:	
Date: 8/07/2003 10:05:00a	Sheet: 11/16

REV:

Use Internal Clock Use External Clock



Clock Generator


TITLE: XSB-S2E

Document Number:

REV:

Date: 8/07/2003 10:05:00a

Sheet: 12/16




Voltage Regulators and Reset Circuits	
TITLE: XSB-S2E	
Document Number:	REV:
Date: 8/07/2003 10:05:00a	Sheet: 13/16

IDE Hard Disk Interface


Compact Flash Interface

Cf1




Compact Flash and IDE Hard Disk Interfaces	
TITLE: XSB-S2E	REV:
Document Number:	
Date: 8/07/2003 10:05:00a	Sheet: 14/16

Expansion from Video Output



Expansion from Peripheral Bus



Expansion Connectors




TITLE: XSB-S2E

Document Number:

REV:

Date: 8/07/2003 10:05:00a

Sheet: 15/16



FPGA Bypass Capacitors

TITLE: XSB-S2E

Document Number:

REV:

Date: 8/07/2003 10:05:00a

Sheet: 16/16

• Table 4: XS40 Board pin descriptions.


XS40 Pin	Connects to...	Description
25	S0 BI U/F0	These pins drive the individual segments of the LED display (S0-S6). They also drive the color and horizontal sync signals for a VGA monitor.
26	S1 BI U/F1	
24	S2 GREEN0	
20	S3 GREEN1	
23	S4 RFD0	
18	S5 RFD1	
19	S6 HSYNCR	
13	CI K	An input driven by the 100 MHz programmable oscillator
44	PC D0	These pins are driven by the data output pins of the PC parallel port. Clocking signals can only be reliably applied through pins 44 and 45 since these have additional hysteresis circuitry. Pins 32 and 34 are mode signals for the FPGA so you must adjust your design to account for the way that the Foundation tools handle these pins. pins 32 and 34 are not usable as general-purpose I/O on the Spartan FPGA on the XSP Board.
45	PC D1	
46	PC D2	
47	PC D3	
48	PC D4	
49	PC D5	
32	PC D6	
34	PC D7	
37	XTAL 1	Pin that drives the uC clock input
36	RST	Pin that drives the uC reset input
29	AI FR	Pin that monitors the uC address latch enable
14	PSFNR	Pin that monitors the uC program store enable
7	P1 0	These pins connect to the pins of Port 1 of the uC. Some of the pins are also connected to the status input pins of the PC parallel port. Pin 67 drives the vertical sync signal for a VGA monitor.
8	P1 1	
9	P1 2	
6	P1 3	
77	P1 4 PC S4	
70	P1 5 PC S3	
66	P1 6 PC S5	
67	P1 7 VSYNCR	
69	P3 1(TXD) PC S6	These pins connect to some of the pins of Port 3 of the uC. The uC has specialized functions for each of the port pins indicated in parentheses. Pin 62 connects to the data write pin of the uC and the write-enable pin of the SRAM. Pin 69 connects to a status input pin of the PC parallel port and the PS/2 data line. Pin 68 connects to the PC clock line.
68	P3 4(T0) PS/2 CI K	
62	P3 6(WRR) WFR	
27	P3 7(RDR)	
41	P0 0(AD0) D0	These pins connect to Port 0 of the uC which is also a multiplexed address/data port. These pins also connect to the data pins of the SRAM.
40	P0 1(AD1) D1	
39	P0 2(AD2) D2	
38	P0 3(AD3) D3	
35	P0 4(AD4) D4	
81	P0 5(AD5) D5	
80	P0 6(AD6) D6	
10	P0 7(AD7) D7	
59	P2 0(A8) A8	These pins connect to Port 2 of the uC which also outputs the upper address byte. These pins also connect to the upper address bits of the SRAM. Pins 28 and 16 are connected to the 128 KB SRAM address pins only on the XS40+ Board. Pins 28 and 16 do not connect to the 32 KB SRAM on the XS40 Board.
57	P2 0(A9) A9	
51	P2 0(A10) A10	
56	P2 0(A11) A11	
50	P2 0(A12) A12	
58	P2 0(A13) A13	
60	P2 0(A14) A14	
28	P2 0(A15) A15	
16	A16	
3	A0	These pins drive the 8 lower address bits of the SRAM.
4	A1	
5	A2	
78	A3	
79	A4	
82	A5	
83	A6	
84	A7	
61	OFR	Pin that drives the SRAM output enable
65	CFR	Pin that drives the SRAM chip enable
75	PC S7	Pin that drives a status input pin of the PC parallel port

PC ParallelPort
Status Inputs

PC_S7
PC_S6
PC_S5
PC_S4
PC_S3

VGA Inputs

VSYNC
HSYNC
RED1
RED0
GREEN1
GREEN0
BLUE1
BLUE0



7-Segment LED


100 MHz
Prog. 0 sc.

PC ParallelPort
Data Outputs


PC_D7*
PC_D6*
PC_D5
PC_D4
PC_D3
PC_D2
PC_D1
PC_D0

* = not connected on XSP Board
** = applies to XS40+ Board

PS/2 Port




KB_DATA
KB_CLK




8031 uC


32K / 128K ** x 8 SRAM



XS40 Pin (J1,J3,J18)	Power/ GND	DIP Switch	Push-buttons	LEDs	VGA Interface	PS/2 Interface	RAMs	Stereo Codec	8051 uC	PC Parallel Port	Oscillator	Function
2	+5V											+5V power source
3				LSB0			A0					Left LED segment; RAM address line
4				LSB1			A1					Left LED segment; RAM address line
5				LSB2			A2					Left LED segment; RAM address line
6		DIPSW4						SDOUT	P1.3			DIP switch; codec serial data output; uC I/O
7		DIPSW1					LCEB		P1.0			DIP switch; left RAM chip-enable, uC I/O port
8		DIPSW2					RCEB		P1.1			DIP switch; right RAM chip-enable, uC I/O port
9		DIPSW3						MCLK	P1.2			DIP switch; codec master clock; uC I/O port
10				DB8			D7		P0.7			LED; RAM data line; uC muxed address/data line
13											CLK	XS Board oscillator
14								PSENB				uC program store-enable
15												JTAG TDI; DIN
16												JTAG TCK; CCLK
17												JTAG TMS
18				S5	RED1							XS Board LED segment; VGA color signal
19				S6	HSYNCB							XS Board LED segment; VGA horiz. sync.
20				S3	GREEN1							XS Board LED segment; VGA color signal
23				S4	RED0							XS Board LED segment; VGA color signal
24				S2	GREEN0							XS Board LED segment; VGA color signal
25				S0	BLUE0							XS Board LED segment; VGA color signal
26				S1	BLUE1							XS Board LED segment; VGA color signal
27									P3.7 (RD_)			uC read line
28				RDPB					P2.7			Right LED decimal-point; uC I/O port
29									ALEB			uC address-latch-enable
30												Serial EEPROM chip-enable
32										PC_D6		PC parallel port data output
34										PC_D7		PC parallel port data output
35				DB5			D4		P0.4			LED; RAM data line; uC muxed address/data line
36									RST			uC reset
37			RESETB						XTAL1			Pushbutton; uC clock
38				DB4			D3		P0.3			LED; RAM data line; uC muxed address/data line
39				DB3			D2		P0.2			LED; RAM data line; uC muxed address/data line
40				DB2			D1		P0.1			LED; RAM data line; uC muxed address/data line
41				DB1			D0		P0.0			LED; RAM data line; uC muxed address/data line
44								CCLK		PC_D0		Codec control line; PC parallel port data output
45								CDIN		PC_D1		Codec control line; PC parallel port data output
46								CSB		PC_D2		Codec control line; PC parallel port data output
47										PC_D3		PC parallel port data output
48										PC_D4		PC parallel port data output
49										PC_D5		PC parallel port data output
50				RSB4			A12		P2.4			Right LED segment; RAM address line; uC I/O port
51				RSB2			A10		P2.2			Right LED segment; RAM address line; uC I/O port
52	GND											Power supply ground
54	5.0V/3.3V											5V/3.3V power supply (4000E/4000XL)
55			PROGRAM									XS40 configuration control
56				RSB3			A11		P2.3			Right LED segment; RAM address line; uC I/O port
57				RSB1			A9		P2.1			Right LED segment; RAM address line; uC I/O port
58				RSB5			A13		P2.5			Right LED segment; RAM address line; uC I/O port
59				RSB0			A8		P2.0			Right LED segment; RAM address line; uC I/O port
60				RSB6			A14		P2.6			Right LED segment; RAM address line; uC I/O port
61							OEB					RAM output-enable
62							WEB		P3.6 (WR_)			RAM write-enable; uC I/O port
65							CEB					XS Board RAM chip-enable
66		DIPSW7						LRCK	P1.6	PC_S5		DIP switch; codec left-right channel switch; uC I/O port; PC parallel port status input
67			SPAREB		VSYNCB				P1.7			Pushbutton; VGA vert. sync.; uC I/O port
68						KB_CLK			P3.4 (T0)			PS/2 keyboard clock; uC I/O port
69		DIPSW8				KB_DATA			P3.1 (TXDC_S6)			DIP switch; PS/2 keyboard serial data; uC I/O port; PC parallel port status input
70		DIPSW6						SDIN	P1.5	PC_S3		DIP switch; codec serial input data; uC I/O port; PC parallel port status input
71												JTAG TDI; DIN
72												JTAG TDO; DOUT
73												JTAG TCK; CCLK
75										PC_S7		JTAG TDO; DOUT; PC parallel port status input
77		DIPSW5						SCLK	P1.4	PC_S4		DIP switch; codec serial I/O clock; uC I/O port; PC parallel port status input
78				LSB3			A3					Left LED segment; RAM address line
79				LSB4			A4					Left LED segment; RAM address line
80				DB7			D6		P0.6			LED; RAM data line; uC muxed address/data line
81				DB6			D5		P0.5			LED; RAM data line; uC muxed address/data line
82				LSB5			A5					Left LED segment; RAM address line
83				LSB6			A6					Left LED segment; RAM address line
84				LDPB			A7					Left LED decimal-point; RAM address line




XS95 Pin	Connects to...	Description
21	S0.BLUE0	These pins drive the individual segments of the LED display (S0-S6 and DP). They also drive the color, horizontal, and vertical sync signals for a VGA monitor.
23	S1.BLUE1	
19	S2.GREEN0	
17	S3.GREEN1	
18	S4.RED0	
14	S5.RED1	
15	S6.HSYNCB	
24	DP.VSYNCB	
9	CLK	An input driven by the 100 MHz programmable oscillator.
46	PC_D0	These pins are driven by the data output pins of the PC parallel port. Clocking signals can only be reliably applied through pins 46 and 47 since these have additional hysteresis circuitry.
47	PC_D1	
48	PC_D2	
50	PC_D3	
51	PC_D4	
52	PC_D5	
81	PC_D6	
80	PC_D7	
10	XTAL1	Pin that drives the uC clock input
45	RST	Pin that drives the uC reset input
20	ALFB	Pin that monitors the uC address latch enable
13	PSENB	Pin that monitors the uC program store enable
6	P1.0.PC_C0	These pins connect to the pins of Port 1 of the uC. Some of the pins are also connected to the status input pins of the PC parallel port. The P1.0 port pin of the uC is also connected to the C0 control output from the parallel port.
7	P1.1	
11	P1.2	
5	P1.3	
72	P1.4.PC_S4	
71	P1.5.PC_S3	
66	P1.6.PC_S5	
67	P1.7	
31	P3.0(RXD)	These pins connect to the pins of Port 3 of the uC. The uC has specialized functions for each of the port pins indicated in parentheses. Pin 63 connects to the data write pin of the uC and the write-enable pin of the SRAM. Pins 26 and 70 connect to the clock and data lines of the PS/2 port. Pin 70 connects to a status input pin of the PC parallel port.
70	P3.1(TXD).PC_S6.KB_DATA	
69	P3.2(INTB0)	
68	P3.3(INTB1)	
26	P3.4(T0).KB_CLK	
33	P3.5(T1)	
63	P3.6(WRB).WEB	
32	P3.7(RDB)	
44	P0.0(AD0).D0	These pins connect to Port 0 of the uC which is also a multiplexed address/data port. These pins also connect to the data pins of the SRAM.
43	P0.1(AD1).D1	
41	P0.2(AD2).D2	
40	P0.3(AD3).D3	
39	P0.4(AD4).D4	
37	P0.5(AD5).D5	
36	P0.6(AD6).D6	
35	P0.7(AD7).D7	
58	P2.0(A8).A8	These pins connect to Port 2 of the uC which also outputs the upper address byte. These pins also connect to the upper address bits of the SRAM. Pins 34 and 74 are connected to the 128 KB SRAM address pins only on the XS95+ Board. Pins 34 and 74 do not connect to the 32 KB SRAM on the XS95 Board.
56	P2.0(A9).A9	
54	P2.0(A10).A10	
55	P2.0(A11).A11	
53	P2.0(A12).A12	
57	P2.0(A13).A13	
61	P2.0(A14).A14	
34	P2.0(A15).A15	
74	A16	These pins drive the 8 lower address bits of the SRAM.
75	A0	
79	A1	
82	A2	
84	A3	
1	A4	
3	A5	
83	A6	
2	A7	
62	OEB	Pin that drives the SRAM output enable.
65	CFB	Pin that drives the SRAM chip enable.
4	FREE0	These pins are not connected to other devices and can be used as general purpose I/O.
12	FREE1	
25	FREE2	
76	FREE3	
77	FREE4	





* = applies to XS95+ Board

XS95 Pins (J2)	Power/ GND	DIP Switch	Push-buttons	LEDs	VGA Interface	PS/2 Interface	RAMs	Stereo Codec	8051 Uc	PC Parallel Port	Oscillator	Function
1				LSB0			A4					Left LED segment; RAM address line
2				LSB1			A7					Left LED segment; RAM address line
3				LSB2			A5					Left LED segment; RAM address line
4												Uncommitted XS95 I/O pin
5		DIPSW4							SDOUT P1.3			DIP switch; codec serial data output; uC I/O
6		DIPSW1					LCEB		P1.0			DIP switch; left RAM chip-enable, uC I/O port
7		DIPSW2					RCEB		P1.1			DIP switch; right RAM chip-enable, uC I/O port
9											CLK	XS Board oscillator
10			RESETB						XTAL1			Pushbutton; uC clock
11		DIPSW3							MCLK P1.2			DIP switch; codec master clock; uC I/O port
12												Uncommitted XS95 I/O pin
13									PSENB			uC program store-enable
14				S5	RED1							XS Board LED segment; VGA color signal
15				S6	HSYNCB							XS Board LED segment; VGA horiz. sync.
17				S3	GREEN1							XS Board LED segment; VGA color signal
18				S4	RED0							XS Board LED segment; VGA color signal
19				S2	GREEN0							XS Board LED segment; VGA color signal
20									ALEB			uC address-latch-enable
21				S0	BLUE0							XS Board LED segment; VGA color signal
23				S1	BLUE1							XS Board LED segment; VGA color signal
25												Uncommitted XS95 I/O pin
26						KB_CLK			P3.4 (T0)			PS/2 keyboard clock; uC I/O port
28												JTAG TDI; DIN
29												JTAG TMS
30												JTAG TCK; CCLK
31									P3.0 (RXD)			uC I/O port
32									P3.7 (RD_)			uC I/O port
33									P3.5 (T1)			uC I/O port
34				RDPB					P2.7			Right LED decimal-point; RAM address line; uC I/O port
35				DB8			D7		P0.7			LED; RAM data line; uC muxed address/data line
36				DB7			D6		P0.6			LED; RAM data line; uC muxed address/data line
37				DB6			D5		P0.5			LED; RAM data line; uC muxed address/data line
39				DB5			D4		P0.4			LED; RAM data line; uC muxed address/data line
40				DB4			D3		P0.3			LED; RAM data line; uC muxed address/data line
41				DB3			D2		P0.2			LED; RAM data line; uC muxed address/data line
43				DB2			D1		P0.1			LED; RAM data line; uC muxed address/data line
44				DB1			D0		P0.0			LED; RAM data line; uC muxed address/data line
45									RST			uC reset
46								CCLK		PC_D0		Codec control line; PC parallel port data output
47								CDIN		PC_D1		Codec control line; PC parallel port data output
48								CSB		PC_D2		Codec control line; PC parallel port data output
49	GND											Power supply ground
50										PC_D3		PC parallel port data output
51										PC_D4		PC parallel port data output
52										PC_D5		PC parallel port data output
53				RSB4			A12		P2.4			Right LED segment; RAM address line; uC I/O port
54				RSB2			A10		P2.2			Right LED segment; RAM address line; uC I/O port
55				RSB3			A11		P2.3			Right LED segment; RAM address line; uC I/O port
56				RSB1			A9		P2.1			Right LED segment; RAM address line; uC I/O port
57				RSB5			A13		P2.5			Right LED segment; RAM address line; uC I/O port
58				RSB0			A8		P2.0			Right LED segment; RAM address line; uC I/O port
59												JTAG TDO; DOUT
61				RSB6			A14		P2.6			Right LED segment; RAM address line; uC I/O port
62							OEB					RAM output-enable
63							WEB		P3.6 (WR_)			RAM write-enable; uC I/O port
65							CEB					XS Board RAM chip-enable
66		DIPSW7						LRCK	P1.6	PC_S5		DIP switch; codec left-right channel select; uC I/O port; PC parallel port status input
68									P3.3 (INT1_)			uC I/O port
69									P3.2 (INT0_)			uC I/O port
70		DIPSW8				KB_DATA			P3.1 (TXB_)	S6		DIP switch; PS/2 keyboard serial data; uC I/O port; PC parallel port status input
71		DIPSW6						SDIN	P1.5	PC_S3		DIP switch; codec serial input data; uC I/O port; PC parallel port status input
72		DIPSW5						SCLK	P1.4	PC_S4		DIP switch; codec serial clock; uC I/O port; PC parallel port status input
74												Uncommitted XS95 I/O pin
75				LSB3			A0					Left LED segment; RAM address line
76												Uncommitted XS95 I/O pin
77												Uncommitted XS95 I/O pin
78	+5V											+5V power source
79				LSB4			A1					Left LED segment; RAM address line
80										PC_D7		PC parallel port data output
81										PC_D6		PC parallel port data output
82				LSB5			A2					Left LED segment; RAM address line
83				LSB6			A6					Left LED segment; RAM address line
84				LDPB			A3					Left LED decimal-point; RAM address line
24,67			SPAREBDP		VSYNCB				P1.7			Pushbutton; XS Board LED decimal-point; VGA horiz. sync.; uC I/O port



XStend Board





Appendix

A


XStend Schematics

Wire-Wrap
Connector


Daughterboard
Connector

XS40 Board
Connector


XS95 Board
Connector




J18 XS40BUS01:84




J3 XS40BUS01:84




J1




XS40BUS01:84 **J2**













Analog Input



Analog Output







A

XStend + XSA Pin Connections

The following table lists the connections between the XStend Board components and the components of the XSA Board. The columns of the table are arranged as follows:

Column 1 lists the pin number for the Spartan-II FPGA on the XSA Board. It is left blank if there is no connection to the FPGA for this function. Pins marked with * are useable as general-purpose I/O through the prototyping header; pins marked with ** can be used as general-purpose I/O only if the CPLD interface is reprogrammed so it doesn't drive this pin; pins with no marking cannot be used as general-purpose I/O at all.

Column 2 lists the pin number for the XC9572XL CPLD on the XSA Board. It is left blank if there is no connection to the CPLD for this function.

Column 3 lists the functions of other devices on the XSA Board that are connected to the associated FPGA and/or CPLD pin.

Column 4 lists the pin of the XSA prototyping header that is connected to the associated FPGA and/or CPLD pin.

Columns 5–7 list the pins of devices on the XStend Board that will connect to the FPGA and/or CPLD when the XSA Board is inserted into an XStend Board.


FPGA	CPLD	XSA Function	Proto. Pin	XStend V2.0 Functions		
1		+3.3V	54	+3.3V		
2	13	SPARTAN-TCK	16			
3		SDRAM-A7				
4		SDRAM-A1				
5		SDRAM-A6				
6		SDRAM-A2				
7		SDRAM-A5				
8		GND	52	GND		
9		+2.5V	22			
10		SDRAM-A3				
11		SDRAM-A4				
12*		VGA-RED0	27			
13*		VGA-RED1	28			
15*		SPARTAN-GCK3	31			
18*		SPARTAN-GCK2	1			
19*		VGA-GREEN0	29			
20*		VGA-GREEN1	32			
21*		VGA-BLUE0	33			
22*		VGA-BLUE1	34			
23*		VGA-/HSYNC	36		PUSHB4	
26*		VGA-/VSYNC	37		PUSHB3	
27*	62	FLASH-A3	50	RAM-A0	LED2-B	IDE_DMARQ
28*	63	FLASH-A2, *PARPORT-S5	51	RAM-A10	LED2-E	/USB_INT
29*	64	FLASH-A1, *PARPORT-S4	56	RAM-A11	LED2-G	USB_SUSPEND
30*	19	SPARTAN-/WRITE	69		DIPSW1	
31*	15	SPARTAN-CS	68			/IDE_RESET
32	15*	SPARTAN-TDI	15			
34	19*	SPARTAN-TDO	30			
37	16	SPARTAN-CCLK	73			
38*	18	SPARTAN-DOOUT/BSY	45	RAM-A1	LED2-DP	/IDE_DMACK
39*	2	FLASH-D0,DIN/D0,LED-S1	71	RAM-A16	BARLED-9	IDE_IORDY
40*	1	FLASH-A0, *PARPORT-S3	57	RAM-A9	LED2-C	IDE_INTRQ
41*	11	FLASH-/CE	65			
42**	57	FLASH-A10, *PARPORT-D2	58	RAM-A8	LED2-F	IDE_D8
43**	12	FLASH-/OE, *PARPORT-D7	61	/RAM-OE		IDE_D9
44*	4	FLASH-D1,LED-DP	40	RAM-D6	BARLED-2	IDE_D1
46*	5	FLASH-D2,LED-S4	39	RAM-D5	BARLED-3	IDE_D2
47**	43	FLASH-A11, *PARPORT-D3	59	RAM-A13	LED2-D	IDE_D10
48**	44	FLASH-A9, *PARPORT-D1	60	RAM-A15	LED2-A	IDE_D11
49*	6	FLASH-D3,LED-S6	38	RAM-D4	BARLED-4	IDE_D3
50**	45	FLASH-A8, *PARPORT-D0	78	RAM-A14	LED1-G	IDE_D12
51**	46	FLASH-A13, *PARPORT-D5	79	RAM-A12	LED1-B	IDE_D13
54*	47	FLASH-A14,DIPSW1A	82	RAM-A7	LED1-F	/IDE_CS0
56*	48	FLASH-A17,DIPSW1D	83	RAM-A6	LED1-A	/IDE_CS1
57*	7	FLASH-D4,LED-S5	35	RAM-D3	BARLED-5	IDE_D4
58**	49	FLASH-/WE, *PARPORT-D6	62	/RAM-WE	DIPSW2	IDE_D14
59*	50	FLASH-/RESET	66	AUDIO_LRCK	BARLED-10	
60*	8	FLASH-D5,LED-S3	80	RAM-D0	BARLED-7	IDE_D6,RS232_RD
62*	9	FLASH-D6,LED-S2	81	RAM-D1	BARLED-6	IDE_D5, RS232_CTS
63*	51	FLASH-A16,DIPSW1C	84	RAM-A5	LED1-DP	IDE_DA2
64*	52	FLASH-A15,DIPSW1B	3	RAM-A4	LED1-D	IDE_DA0
65**	56	FLASH-A12, *PARPORT-D4	4	RAM-A3	LED1-C	IDE_D15
66*	58	FLASH-A7	5	RAM-A2	DIPSW5	IDE_DA1
67*	10	FLASH-D7,LED-S0	10	RAM-D2	BARLED-8	IDE_D7
68*	38	SPARTAN-/INIT	41	RAM-D7	BARLED-1	IDE_D0
69	39	SPARTAN-/PROGRAM	55		PUSHB1	
72	40	SPARTAN-DONE	53			
74*	61	FLASH-A4	70	AUDIO_SDTI	DIPSW3	
75*	60	FLASH-A5	77	AUDIO_SCLK	DIPSW4	
76*	59	FLASH-A6	6	AUDIO_SDTO	LED1-E	
77*			9	AUDIO_MCLK	DIPSW6	
78*		PARPORT-S6	67		PUSHB2	
79*			7	/RAM_CE	DIPSW8	
80*			8		DIPSW7	RS232_RTS
83*			18			RS232_TD
84*			19			USB_SCL
85*			20			USB_SDA
86*			23			/IDE_DIOR

FPGA	CPLD	XSA Function	Proto. Pin	XStend V2.0 Functions		
87*			24			/IDE_DIOW
88	42	MASTER_CLK	13	MASTER_CLK		
91		SDRAM-CLK				
93*		PS2-DATA,PUSHBUTTON	25			
94*		PS2-CLK	26			
95		SDRAM-Q0				
96		SDRAM-Q15				
99		SDRAM-Q1				
100		SDRAM-Q14				
101		SDRAM-Q2				
102		SDRAM-Q13				
103		SDRAM-Q3				
106		SPARTAN-M2	12			
109	36	SPARTAN-M0	14			
111		SPARTAN-M1	21			
112		SDRAM-Q12				
113		SDRAM-Q4				
114		SDRAM-Q11				
115		SDRAM-Q5				
116		SDRAM-Q10				
117		SDRAM-Q6				
118		SDRAM-Q9				
120		SDRAM-Q7				
121		SDRAM-Q8				
122		SDRAM-QML				
123		SDRAM-/WE				
124		SDRAM-QMH				
126		SDRAM-/CAS				
129		SDRAM-CLK				
130		SDRAM-/RAS				
131		SDRAM-CKE				
132		SDRAM-/CS				
133		SDRAM-A12				
134		SDRAM-BA0				
136		SDRAM-A11				
137		SDRAM-BA1				
138		SDRAM-A9				
139		SDRAM-A10				
140		SDRAM-A8				
141		SDRAM-A0				
142	18*	SPARTAN-TMS	17			
	30	PARPORT-C1,CPLD-TCK				
	29	PARPORT-C2,CPLD-TMS				
	28	PARPORT-C3,CPLD-TDI				
	33	PARPORT-D0				
	32	PARPORT-D1				
	31	PARPORT-D2				
	27	PARPORT-D3				
	25	PARPORT-D4				
	24	PARPORT-D5				
	23	PARPORT-D6				
	22	PARPORT-D7				
	34	PARPORT-S3				
	20	PARPORT-S4				
	35	PARPORT-S5				
	53	PARPORT-S7,CPLD-TDO				
	17	PROG-OSC				
			64	Osc-In		USB_CLKOUT



XSA Schematics

The following pages show the detailed schematics for the XSA Board.



Stereo Audio Input/Output


TITLE: XST-2

Document Number:


REV:

Date: 9/20/2002 02:54:02p


Sheet: 1/7




XSA Mounting Socket and Daughterboard Conn.	
TITLE: XST-2	
Document Number:	REV:
Date: 9/20/2002 02:54:02p	Sheet: 2/7




LEDs and Buttons	
TITLE: XST-2	
Document Number:	
	REV:
Date: 9/20/2002 02:54:02p	Sheet: 3/7




RS-232 and USB Interfaces	
TITLE: XST-2	
Document Number:	
REV:	
Date: 9/20/2002 02:54:02p	Sheet: 4/7



SRAM	
TITLE: XST-2	
Document Number:	REV:
Date: 9/20/2002 02:54:02p	Sheet: 5/7



Power	
TITLE: XST-2	
Document Number:	REV:
Date: 9/20/2002 02:54:02p	Sheet: 6/7




IDE Interface	
TITLE: XST-2	
Document Number:	REV:
Date: 9/20/2002 02:54:02p	Sheet: 7/7

A


XSV Pin Connections

The following tables list the pin numbers of the Virtex FPGA and the XC95108 CPLD along with the pin names of the other chips that they connect to. These connections correspond with the pin assignments in the user-constraint files VIRTEX.UCF and CPLD.UCF.



XSV Schematics

The following pages show the detailed schematics for the XSV Board.



REVISION RECORD		
LTR	ECD NO:	APPROVED: DATE:

COMPANY: XESS Corp.
 TITLE: XSV Board Virtex FPGA

DRAWN:	DATED:	CHECKED:	DATED:	QUALITY CONTROL:	DATED:	RELEASED:	DATED:	SCALE:	SHEET:

CODE:	SIZE:	DRAWING NO:	REV:

DATED:	DATED:	DATED:	DATED:

DATED:	DATED:	DATED:	DATED:


DATED:	DATED:	DATED:	DATED:

DATED:	DATED:	DATED:	DATED:

DATED:	DATED:	DATED:	DATED:


DATED:	DATED:	DATED:	DATED:

DATED:	DATED:	DATED:	DATED:





REVISION RECORD	
LTR	APPROVED:
ECO NO:	DATE:

COMPANY: XESS Corp.	
TITLE: XSV Board configuration section	
DRAWN:	DATED:
CHECKED:	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:
CODE:	SIZE:
DRAWING NO:	REV: 1.1
SCALE:	SHEET: 2



REVISION RECORD		
LTR	ECO NO:	APPROVED:
		DATE:

D C B A



COMPANY: XESS Corp.

TITLE: XSV Board
RAM section

DRAWN:	DATED:
CHECKED:	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

CODE:	SIZE:	DRAWING NO:	REV:
			1.1
SCALE:		SHEET: 3	

6

5


4

3

2

1

REVISION RECORD	
LTR	DATE:
ECO NO:	APPROVED:




COMPANY: XESS Corp.	
TITLE: XSV Board video decoder section	
DRAWN:	DATED:
CHECKED:	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:
CODE:	SIZE:
DRAWING NO:	REV: 1.1
SCALE: 4	SHEET: 4

D

C

B

A



REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

6 5 4 3 2 1

D C B A

COMPANY: XESS Corp.

TITLE: XSV Board
video output section

DRAWN:	DATED:
CHECKED:	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

CODE:	SIZE:	DRAWING NO:	REV:
			1.1

SHEET: 5

SCALE:

DB15 HIGH-DENSITY VGA CONNECTOR

FERRITE-BEAD
U21

XCVBUS[001:240]

XCVBUS049

XCVBUS048

XCVBUS052

XCVBUS070

XCVBUS071

XCVBUS072

XCVBUS073

XCVBUS074

XCVBUS075

XCVBUS076

XCVBUS077

XCVBUS078

XCVBUS079

XCVBUS080

XCVBUS081

XCVBUS082

XCVBUS042

XCVBUS041

XCVBUS040

XCVBUS039

XCVBUS038

XCVBUS035

XCVBUS034

XCVBUS033

XCVBUS032

XCVBUS031

XCVBUS028

XCVBUS026

XCVBUS049

XCVBUS048

XCVBUS052

XCVBUS070

XCVBUS071

XCVBUS072

XCVBUS073

XCVBUS074

XCVBUS075

XCVBUS076

XCVBUS077

XCVBUS078

XCVBUS079

XCVBUS080

XCVBUS081

XCVBUS082

XCVBUS042

XCVBUS041

XCVBUS040

XCVBUS039

XCVBUS038

XCVBUS035

XCVBUS034

XCVBUS033

XCVBUS032

XCVBUS031

XCVBUS028

XCVBUS026

1

2

3

4

5

6

REVISION RECORD	
ECO NO:	APPROVED:
LTR	DATE:

D

C

B


A

D

C

B

A



R45 ETHERNET CONNECTOR

COMPANY: XESS Corp.

TITLE: XSV Board Ethernet interface section

DRAWN:	DATED:
CHECKED:	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

REV: 1.1

DRAWING NO:


SIZE:

CODE:

SHEET: 6


SCALE:

6 5 4 3 2 1



REVISION RECORD	
LTR	APPROVED:
ECO NO:	DATE:

COMPANY: XESS Corp.	
TITLE: XSV Board stereo audio I/O section	
DRAWN:	DATED:
CHECKED:	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:
CODE:	SIZE:
DRAWING NO:	REV: 1.1
SCALE:	SHEET: 7



1

2

3

4

5

6


REVISION RECORD		
LTR	ECO NO:	APPROVED:

D

C

B

A



PS/2 MINDIN 6-PIN CONNECTOR

COMPANY: XESS Corp.

TITLE: XSV Board PS/2 interface section

DRAWN:	DATED:
CHECKED:	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

REV: 1.1

DRAWING NO:

SIZE:

CODE:

SHEET: 8

SCALE:

D

C


B

A

6 5 4 3 2 1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D C B A



COMPANY: XESS Corp.

TITLE: XSV Board
USB interface section


DRAWN:	DATED:
CHECKED:	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

CODE:	SIZE:	DRAWING NO:	REV:
			1.1
SCALE:			SHEET: 9

6 5 4 3 2 1

D C B A

REVISION RECORD			
LTR	ECC NO:	APPROVED:	DATE:



XCHECKER HEADER

COMPANY: XESS Corp.

TITLE: XSV Board
XCHECKER interface section

DRAWN:	DATED:
CHECKED:	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

CODE:	SIZE:	DRAWING NO:	REV:
			1.1
SCALE:			SHEET: 10

REVISION RECORD		
LTR	ECCO NO:	APPROVED: DATE:

D

C

B

A

XCVBUSI0012401

XCVBUSI0012401

- J26-1 ▷ XCVBUSI86
- J26-2 ▷ XCVBUSI87
- J26-3 ▷ XCVBUSI88
- J26-4 ▷ XCVBUSI89
- J26-5 ▷ XCVBUSI90
- J26-6 ▷ XCVBUSI91
- J26-7 ▷ XCVBUSI92
- J26-8 ▷ XCVBUSI93
- J26-9 ▷ XCVBUSI94
- J26-10 ▷ XCVBUSI95
- J26-11 ▷ XCVBUSI96
- J26-12 ▷ XCVBUSI97
- J26-13 ▷ XCVBUSI98
- J26-14 ▷ XCVBUSI99
- J26-15 ▷ XCVBUS200
- J26-16 ▷ XCVBUS201
- J26-17 ▷ XCVBUS202
- J26-18 ▷ XCVBUS203
- J26-19 ▷ XCVBUS204
- J26-20 ▷ XCVBUS205
- J26-21 ▷ XCVBUS206
- J26-22 ▷ XCVBUS207
- J26-23 ▷ XCVBUS208
- J26-24 ▷ XCVBUS209
- J26-25 ▷ XCVBUS210
- J26-26 ▷ XCVBUS211
- J26-27 ▷ XCVBUS212
- J26-28 ▷ XCVBUS213
- J26-29 ▷ XCVBUS214
- J26-30 ▷ XCVBUS215
- J26-31 ▷ XCVBUS216
- J26-32 ▷ XCVBUS217
- J26-33 ▷ XCVBUS218
- J26-34 ▷ XCVBUS219
- J26-35 ▷ XCVBUS220
- J26-36 ▷ XCVBUS221
- J26-37 ▷ XCVBUS222
- J26-38 ▷ XCVBUS223
- J26-39 ▷ XCVBUS224
- J26-40 ▷ XCVBUS225
- J26-41 ▷ XCVBUS226
- J26-42 ▷ XCVBUS227
- J26-43 ▷ XCVBUS228
- J26-44 ▷ XCVBUS229
- J26-45 ▷ XCVBUS230
- J26-46 ▷ XCVBUS231
- J26-47 ▷ XCVBUS232
- J26-48 ▷ XCVBUS233
- J26-49 ▷ XCVBUS234
- J26-50 ▷ XCVBUS235



EXPANSION HEADER

- J25-1 ▷ XCVBUS109
- J25-2 ▷ XCVBUS110
- J25-3 ▷ XCVBUS111
- J25-4 ▷ XCVBUS112
- J25-5 ▷ XCVBUS113
- J25-6 ▷ XCVBUS114
- J25-7 ▷ XCVBUS115
- J25-8 ▷ XCVBUS116
- J25-9 ▷ XCVBUS117
- J25-10 ▷ XCVBUS118
- J25-11 ▷ XCVBUS119
- J25-12 ▷ XCVBUS120
- J25-13 ▷ XCVBUS121
- J25-14 ▷ XCVBUS122
- J25-15 ▷ XCVBUS123
- J25-16 ▷ XCVBUS124
- J25-17 ▷ XCVBUS125
- J25-18 ▷ XCVBUS126
- J25-19 ▷ XCVBUS127
- J25-20 ▷ XCVBUS128
- J25-21 ▷ XCVBUS129
- J25-22 ▷ XCVBUS130
- J25-23 ▷ XCVBUS131
- J25-24 ▷ XCVBUS132
- J25-25 ▷ XCVBUS133
- J25-26 ▷ XCVBUS134
- J25-27 ▷ XCVBUS135
- J25-28 ▷ XCVBUS136
- J25-29 ▷ XCVBUS137
- J25-30 ▷ XCVBUS138
- J25-31 ▷ XCVBUS139
- J25-32 ▷ XCVBUS140
- J25-33 ▷ XCVBUS141
- J25-34 ▷ XCVBUS142
- J25-35 ▷ XCVBUS143
- J25-36 ▷ XCVBUS144
- J25-37 ▷ XCVBUS145
- J25-38 ▷ XCVBUS146
- J25-39 ▷ XCVBUS147
- J25-40 ▷ XCVBUS148
- J25-41 ▷ XCVBUS149
- J25-42 ▷ XCVBUS150
- J25-43 ▷ XCVBUS151
- J25-44 ▷ XCVBUS152
- J25-45 ▷ XCVBUS153
- J25-46 ▷ XCVBUS154
- J25-47 ▷ XCVBUS155
- J25-48 ▷ XCVBUS156
- J25-49 ▷ XCVBUS157
- J25-50 ▷ XCVBUS158

EXPANSION HEADER

+3.3V

+3.3V



COMPANY: XESS Corp.	
TITLE: XSV Board expansion interface section	
DRAWN:	DATED:
CHECKED:	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:
CODE:	SIZE:
DRAWING NO:	REV:
	1.1
SCALE:	SHEET: 11

D

C

B

A

1

2

3

4

5

6


REVISION RECORD			
LTR	ECO. NO.	APPROVED:	DATE:

D

C

B

A



COMPANY: XESS Corp.

TITLE: XSV Board serial port interface

DRAWN:	DATED:
CHECKED:	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

REV: 1.1

DRAWING NO:

SHEET: 12

D

C


B

A

6 5 4 3 2 1

REVISION RECORD		
LTR	ECO NO:	APPROVED:

XCVBUS001:2401



COMPANY: XESS Corp.


TITLE: XSV Board LED section

DRAWN:	DATED:
CHECKED:	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

CODE:	SIZE:	DRAWING NO:	REV:
			1.1
SCALE:			SHEET: 13

D C B A

6 5 4 3 2 1



REVISION RECORD		
LTR	ECCO NO:	APPROVED: DATE:




COMPANY: XESS Corp.	
TITLE: XSV Board	
dip switches and pushbuttons	
CODE:	DRAWING NO:
SIZE:	REV:
	1.1
DATED:	SCALE: 1:1
RELEASED:	SHEET: 14

DRAWN:	DATED:
CHECKED:	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

6 5 4 3 2 1

REVISION RECORD	
LTR	APPROVED:
ECO NO:	DATE:

D C B A



ATX Power Connector

9VDC Power Plug

COMPANY: XESS Corp.

TITLE: XSV Board power input & regulation

DRAWN:	DATED:
CHECKED:	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

REV: 1.1

DRAWING NO:

CODE:

SIZE:

SHEET: 15